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ABSTRACT
Due to the fact that semiconductor devices have decreased significantly in geometry 
and increased enormously in electronic design complication, flip-chip packaging 
technology was launched to increase input/output (I/O) count, improve electrical 
performance, reduce packaging size, and to be cost effective. The 
Intel®Pentium®III microprocessor uses the popular ball grid array (BGA) packaging 
technique. The ball grid array (BGA) is one o f the most common flip-chip, 
packaging techniques used for microprocessor applications. However, mechanical 
stresses induced by the flip-chip process are a major concern for the reliability o f  
such devices.
In addition, Copper (Cu) is becoming the interconnect metal o f choice and is rapidly 
replacing Aluminium alloys (Al/Cu) in the Integrated Circuit (IC) industry. 
However, mechanical reliability issues, such as those related to thermal strain are 
also a major concern.
The aim of this thesis is to employ the application of white beam synchrotron x-ray 
topography (WBSXRT), micro-Raman spectroscopy (MRS) and Finite Element 
Modeling (FEM) to investigate the spatial extent o f strain fields imposed on the 
underlying silicon substrate for microelectronic packaging o f Intel®Pentium®III 
microprocessors due to the lead-tin solder bump process for BGA packaging, and to 
evaluate and compare stress distributions in Si wafers due to the electroless Cu 
interconnect process with varying geometrical line width in IC processing and compare 
with the sputtered Cu interconnect technique.
In the case o f the lead-tin solder bump process, large area and section back-reflection 
SXRT images were taken before and after a simulation of the reflow process at 350°C 
in atmosphere. The effects o f strain imposed by the overlying bump structures in these 
x-ray topographs have been observed principally via orientational contrast. The 
estimated magnitudes o f stress, I ixy I, imposed on the underlying silicon were
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calculated to be o f the order o f 100 MPa. A simulation of the orientational contrast at 
the edge of bump was performed based on the kinematical theory o f x-ray diffraction. 
The degree of lattice distortion is well fitted to the topographs o f the post-reflow 
sample. The spatial strain in the underlying silicon was relieved dramatically after the 
lead bumps were removed from the wafer, which confirms that the solder bump 
formation is indeed a major source o f strain in the underlying Si.
Micro-Raman Spectroscopy (MRS) is used to confirm the strain fields in the Si due 
to the reflow process. For /ra-reflowed samples, an approximate uniaxial 
compressive stress (Gxx) o f 200 MPa is developed near the edge o f the under bump 
metallisation (UBM). However, a tensile stress (CTxx) up to -300 MPa is found for 
/?astf-reflowed samples.
Two-dimensional (2-D) plane strain Finite Element Modelling (FEM) has also been 
performed. The magnitudes and spatial distribution of the stresses after the reflow 
process are in good agreement with the SXRT and MRS results.
In case o f the Cu metallization, 100 nm o f Ti is used as a barrier layer and 20 nm o f  
sputtered Cu is used as a seed layer. Electroless and sputtered Cu were subsequently 
deposited on patterned Si wafers with 4, 6, 8, 10, 20, 40, 60 and 100 ¿im line widths 
using a lift-off patterning and single damascene pattern.
The presence o f distinct orientational contrast observed in section topographs 
suggests that the strain fields in the Si substrate reach values as high as ca. 100 MPa 
nears the metal edge. The stress magnitudes in the underlying Si as a function of 
individual line widths were measured using MRS. Compressive stresses o f -100  
MPa were found in the Si wafer near the line edges when the width is less than 10 
\im. The stresses changed to tensile with a magnitude o f the order o f 100 MPa at 
metal widths o f 10-60 [im and decreased to -5 0  MPa for 100 ¿im widths. The FEM 
analysis confirmed this tendency.
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Large area back-reflection WBSXRT revealed that strain fields in the Si due to the 
Cu metallisation were relieved when the sample was heated to 100°C. Subsequently, 
the stress increases again when the sample was heated up to 400°C.
When the samples are returned to room temperature, the MRS data confirms that the 
strain in the Si near the metal edges become more compressive than in the 
unannealed case. X-ray diffraction (XRD) data confirms the generation of new 
material phases after the heat treatment.
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CHAPTER 1 INTRODUCTION
1.1 Background
As microelectronics device features become smaller and smaller with an increase in 
complexity, functionality and higher levels o f performance, the intricacy o f metal 
interconnect and semiconductor-packaging technology grows proportionally. With 
an enormous number of functions integrated on a silicon chip, manufacturers face 
novel and increasingly challenging electrical interconnect issues. To accommodate 
the use o f the die efficiently, each level o f electrical interconnects between the die 
and from the die to the package must also keep pace with these revolutionary 
devices. At present, submicron feature sizes at the die level are driving the package 
size down significantly. The idea of attaching the semiconductor die directly to the 
substrate (Printed Circuit Board, PCB) by introducing the flip-chip technology, 
which simply turns the chip upside down so that its termination can be connected 
directly to the pads on the substrate [1], has been in existence for some time. With 
this technique the IC package is omitted, saving cost, space and weight. The 
concepts were advanced by IBM [2] and AT&T more than 30 years ago as they 
developed flip-chip and beam leaded die respectively. Originally, it was used in 
mainframe computers, the military, and specialist applications, but more recently in 
mobile phones, smart cards, disc drives and automotive electronics. However, there 
are number of issues that prevent flip-chip technology from becoming dominant. 
Firstly, a concern regarding the long-term reliability issues and, secondly, 
mechanical stress. The deposition o f Under Bump Metallisation (UBM) and solder 
bump followed by solder reflow process at high temperature, has lead to a high 
mechanical stress induced in the underlying silicon, as a result o f the differences in 
Coefficient o f Thermal Expansion (CTE) o f those materials. These factors, coupled 
with the lack o f  standardisation (i.e. commitment to fixed bump pattern footprint and 
matching substrates) have prevented this technology from proliferating.
The solder-bumped flip chip was introduced by IBM in the early 1960s, becoming 
the logical foundation of the IBM System/360 computer line. The so-called C4
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(controlled-collapse chip connection) technology utilizes solder bumps deposited on 
wettable metal terminals on the chip and a matching footprint o f solder wettable 
terminals on the substrate. The solder-bumped flip chip is aligned to the substrate, 
and all solder joints are made simultaneously by reflowing the solder [5]. The solder 
materials IBM used are usually the 5wt% Sn /  95wt% Pb solder, which has solidus 
and liquidus temperatures o f 308°C and 312°C, respectively. Alternatively, IBM also 
employed 3wt% Sn /  97wt% Pb solder, which has solidus and liquidus temperatures 
of 314°C and 320°C, respectively. During the reflow process, the surface tension of 
the molten solders controls the height o f the joint flip-chip connection and supports 
the weight o f the chip. In addition, the chip will self-align to the substrate; this leads 
to a very high-yield manufacturing process [5].
However, the advantages offered by the flip-chip technology are such that industry is 
pushed to further develop and refine this technique. The increasing demands for 
cheaper, smaller, and higher performance of electronic products have made flip-chip 
a package of choice. The difference between flip-chip and other direct chip attach 
techniques, such as wire bonded chip on board, is that flip-chip packages offer an 
option to move from peripheral terminations to area array terminations. As a result, 
the number of I/O counts increase significantly with the same die area. It is 
estimated that [6] 40% o f the semiconductor industry costs are in packaging and 
substantial cost savings can be achieved by switching to an unpackaged die.
As flip-chip awareness increases and the support infrastructure comes to maturity, 
the undoubted size, weight and performance benefits o f the “ultimate packageless 
package” could well make this a dominant technology [1].
Worldwide consolidated efforts between academia and industry are directed to 
overcome the difficulties associated with the flip-chip technology. Issues arising 
from the mismatch o f the Coefficient o f Thermal Expansion (CTE) between silicon 
die, UBM, and solder bumps has led to a high mechanical stress induced in the 
silicon.
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Recent advances in electronics have blurred the divide between chip manufacture 
and assembly. As the drive towards greater integration continues and the precision 
of tracking, alignment and placement improves, the idea o f omitting the IC package 
and mounting the chip directly on the board becomes quite feasible, thus making the 
issue of product reliability paramount.
Since the 1960s, the use o f semiconductor devices increased significantly as a result 
of improvements in terms of miniaturization (more devices packed on the die), better 
performance (higher speed), higher functionality in the chip and low effective costs. 
This is partly a result o f the improvements in materials processing such as device 
insulators and metals. Basically, the material, which is selected to be the metal 
interconnect, should have low resistivity and a low temperature coefficient of  
resistance. In addition, the metal should be easy to deposit on a planar surface with a 
high deposition rate, be easy to etch and planarize, be oxidation and corrosion 
resistant, (i.e. low chemical reactivity), be mechanically stable, (i.e. low stress and 
high stress migration resistance), possess a high melting point for high 
electromigration resistance, be compatible with encompassing materials, be an 
environmentally safe material during processing and use, and be reliable and cheap. 
To achieve faster devices, reduction in resistance (R) and Capacitance (C) of the 
metal interconnect is inevitable. IC interconnect manufacturing technology had been 
dominated by the use o f Aluminium (Al) until 1999. However, the continuity in size 
reduction o f the devices has led to a fundamental discrepancy between device and 
metal interconnect. Therefore, a new metallisation, which has lower resistance than 
Aluminium, has to be used. Copper has been seen as an ideal metal to replace 
Aluminium according to its physical properties. The new era of interconnect 
manufacturing technology is the use o f Copper as a metal interconnect. Although 
copper metallization is now well positioned to take over as the main on-chip 
conductor for integrated circuits (ICs), issues such as thermal stress cannot be ruled 
out. Thermal stresses in copper are larger than for traditional Al, Ag or Au based 
metallization schemes, because o f the greater differential in Young’s Modulus (E) 
between Cu and the Si substrate or deposited dielectrics. Thus there is a concern for 
enhanced stress related failures in Cu-based metallization [13]-[14]. To date, few if
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any studies have been carried out on the build-up of such stresses at device operating 
temperatures or at accelerated (high temperature) conditions.
To study the stress in underlying silicon due to IC processing, three important 
techniques, synchrotron x-ray topography (SXRT), micro-Raman spectoscropy 
(MRS), and finite element modelling (FEM), were employed. Synchrotron x-ray 
topography (SXRT) was used for visualisation of strains imposed on silicon wafers 
due to fabrication of Cu-based lines and the flip-chip reflow process. Micro-Raman 
spectroscopy was employed to confirm the strains in the underlying Si. FEM 
modelling was carried out to compare with those results and to improve 
understanding of these structures.
SXRT is a non-contact, non-destructive characterization tool able to track an 
individual wafer from virgin substrate to completed device or circuit, providing a 
comprehensive 3-dimensional stress/strain and/or dislocation map due to each 
fabrication level. It is a straightforward technique in which an intense, highly 
collimated beam of x-rays generated by synchrotron-accelerated charged particles is 
directed at a crystalline sample in a simple set-up, i.e. Laue or Bragg configurations. 
All kinds o f defects or imperfections such as precipitates, inclusions, dislocations, 
oxide/overlayer edges and epitaxial layers can be observed in the single crystal 
materials. Geometrical resolution is governed by the incident beam local divergence 
on the sample and, to date, usually lies in the micron range.
Micro-Raman spectroscopy is a vibrational techniques, involving the scattering of 
electromagnetic radiation by optical phonons in solids and molecular vibrations. The 
scattering o f light by the solid interactions can be categorised as elastic (Rayleigh 
scattering) and inelastic (Raman scattering). The former scattering is observed when 
the scattered light is o f the same frequency as the incident light, whereas the inelastic 
scattering is obtained at a different frequency, and produces what is termed a Raman 
spectrum. In this report, only inelastic scattering is emphasized.
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1.2 Objectives of this project
The aim of this project is to evaluate the stress/strain imposed on Si substrates due to 
flip-chip reflow process and due to Cu metallization in IC processing. To examine 
these issues, synchrotron x-ray topography (SXRT) and micro-Raman spectroscopy 
(MRS) were employed. Both results were compared to the finite element modelling 
(FEM) in order to understand the behaviour o f the materials due to the elevated 
temperature. Finally, x-ray diffraction (XRD) was used to examine the material 
compounds which could be related to the major sources o f strain in the Si wafer due 
to these processes.
The objectives o f the study of the flip-chip reflow process are divided into three main 
categories as follows:
(a) To study the stress distribution in the silicon substrate due to C4 metal etching 
times, four different samples which were etched for 10, 15, 25 and 35 minutes as 
sample wafer numbers 511, 509,424 and 445, respectively, were prepared by 
Intel Ireland. This sample category was observed using SXRT only.
(b) To study the stress distribution in the silicon substrate due to the reflow process, 
the Pre-reflow process samples from (a) were examined, and subsequently were 
reflowed using a simulated process at 350°C in atmosphere and are thus defined 
to be pasf-reflowed process samples.
(c) To study the major source of strain distribution in the silicon substrate, the Pb/Sn 
bumps on both the Pre- and /?o5i-reflowed process samples were removed and 
investigated using SXRT and MRS.
The objectives o f the study of Cu metallisation are divided into three categories:
(a) To examine electroless Cu metallisation induced strain distributions in Si wafers 
in IC processing and to relate the strain fields to the curvature o f the lattice planes 
based on the work of Meieran and Blech [15].
5
Jarujit Kanatharana
(b) To compare the strain fields in Si substrates caused by electroless and sputtered 
Cu metallisation for both lift-off and single damascene patterns at Pre- and Post- 
metallisation steps using SXRT and MRS.
(c) To study the influence o f elevated temperatures, i.e. 100, 200, 300 and 400 °C, 
respectively, on the electroless and sputtered Cu metallisations for both lift-off 
and damascene patterns at Pre- and Post- metallisation steps using SXRT.
(d) To study the influence of Cu line widths on the stress distributions in Si and to 
correlate with MRS and FEM.
1.3 Outline of this thesis
The order of this thesis is as follows:
Chapter 1 is an introduction to the project. Chapter 2 describes the theory o f white 
beam synchrotron x-ray topography. Chapter 3 explains the finite element 
modelling. Chapter 4 illustrates the theory of micro-Raman spectroscopy to study 
stress in semiconductor materials. In Chapter 5 the evaluation of stresses imposed on 
Si substrates due to the flip-chip reflow process is given including experimental 
details, and results and discussions. Chapter 6 explains the experimental details, 
sample details and results and discussions for the Cu metallisation problem. Finally, 
a summary and conclusion is given in Chapter 7.
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CHAPTER 2 SYNCHROTRON X-RAY TOPOGRAPHY
2.1 Synchrotron X-Ray Topography (SXRT)
In the 1930’s, the first X-ray topograph was reported as a map o f  the scattered 
diffracted beam across a crystal position, an explanation for which was based on the 
theory o f  x-ray diffraction for a variation o f  the diffracted intensity as a function o f  
position in a crystal [15]. However, the experiments were slow and the topographs 
were unable to resolve crystal dislocations clearly due to poor spatial resolution and 
the overlap o f Laue spots (the array o f  spots formed by the diffracted beams on a 
recording film). To improve the quality o f  the x-ray topograph, the x-ray beam must 
be large and the distance between the sample and the x-ray source must be 
significantly long. The examination o f this spatial resolution will be given later in 
this chapter. Therefore, x-ray topography with a conventional x-ray generator was 
not popular as a characterisation technique for single crystals. In 1974, T. Tuomi et 
al. [12] announced the application o f  x-ray topography with synchrotron radiation as 
the x-ray source, commonly called Synchrotron X-Ray Topography (SXRT). The 
experiment can be performed in only a few minutes with a high quality result. Since 
then, SXRT has become a popular standard characterisation technique for highly 
perfect crystals [15]. Two main components o f  the synchrotron x-ray topographic 
technique are described in this chapter.
2.1.1 Synchrotron Radiation (SR)
Synchrotron radiation is the electromagnetic radiation which is emitted when high- 
energy charged particles are accelerated in the magnetic fields o f  storage rings. 
These synchrotrons are powerful radiation sources and provide useful beams with 
high density, broad spectral range from the infrared through the x-ray range, 
collimation, polarisation, pulsed-time structure and partial coherence [17]. 
Compared with a conventional x-ray tube, the synchrotron radiation can produce 
more than ten orders o f  magnitude higher brightness (photons/s/unit solid angle/unit
7
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source area/unit bandwidth) and five orders o f  magnitude higher flux 
(photons/s/mrad/unit bandwidth) as illustrated in Figure 2-1.
Wavelength (run)
Figure 2-1 Spectral brightness from various radiation sources [18].
In Figure 2-1, it is noted that the x-ray beams with a brightness lower than 108 
photons/s/mm"2/mrad'2/ 0.1%Bandwidth such as C-K, Cu-L, Al-K, etc. are generated 
from a conventional x-ray tube or, e.g., a Cu-Ka rotating anode x-ray tube. Figure 2- 
1 also shows the brightness figures for various synchrotron sources, "which generate 
x-rays in different energy ranges, such as the NSLS (The National Synchrotron Light 
Source at Brookhaven National Laboratory) and the SSRL (Stanford Synchrotron 
Radiation Laboratory). Even though synchrotron radiation sources provide excellent 
radiation, some experiments need higher brightness and higher power, etc. A new 
light source, called the Free Electron Laser (FEL) has been invented and is under 
consideration as a means o f meeting these requirements. The dashed lines “SLAC 
LCLS” (Linear Coherent Light Source) is a multi-institutional proposal for a single­
pass x-ray Free Electron Laser, operating in the 1-15 A wavelength region, using 
electron beams from the SLAC linac, (Stanford Linear Accelerator Centre) at 
energies up to 15 GeV [33]). Similrly, “BNL D U V  FEL” (Deep-Ultra-Violet FEL at
8
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Brookhaven National Laboratory) also represent future examples o f  the brightness 
potential o f  FELs.
Nowadays, scientists use synchrotrons as radiation sources at more than 30 rings all 
over the world. Examples o f  synchrotron radiation sources and energies are 
illustrated in Table 2-1.
9
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Table 2-1 Synchrotron Radiation Sources [18].
Location Ring Energy (GeV)
Brazil
Campinas LNLS-2 2.0
China (ROC-Taiwan)
Hsinchu SRRC 1.3
England
Daresbury Sinbad 0.6
Diamond 3.0
France
Grenoble ESRF 6
Orsay SuperACO 0.8
SOLEIL 2.15
Germany
Dortmund DELTA 1.5
Berlin BESSY II 1.5-2
Hamburg HASYLAB 4.45
Japan
Hiroshima HISOR 1.5
Ichihara Nanohana 2.5
Kashiwa ISSP 2.0
Nishi Harima Spring-8 8
Tsukuba NIJIIV 0.5
2.1.LI Synchrotron Radiation Components
A schematic o f a general synchrotron system is shown in Figure 2-2 [32]. In brief, 
electrons or positrons are accelerated to a few tens o f  MeV by a linear accelerator 
and then increased to an energy o f  2-10 GeV using a booster. These high-energy 
electrons/positrons are injected into a storage ring. In the storage ring, the electrons
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or positrons, tr a ilin g  with nearly the speed o f light in ultra-high vacuum, emit 
synchrotron radiation. Dipole bending magnets maintain the orbital position of the 
electron/positron beam in this polygon storage ring, while quadrupole magnets 
forming a complex ‘lattice’ o f  magnets collimate the electron beam [15], [32]. 
Finally, the x-ray beam is carried out to the experiment hall by passing from the ring 
vacuum system through a beryllium window.
Storage Ring
F ig u re  2-2 The general synchrotron source system [32].
The details o f each component used in a SR source are explained as follows [17]:
(a)  In jection  system s
To accelerate new free electrons/positrons to the operation energy o f the storage ring 
(Eo) with an average lifetime (to), and to inject them into the storage ring, an 
injection system is required at the front end of the synchrotron source. The injector 
can be composed of a single accelerator such as a linear accelerator (linac) or a series 
of several accelerators, for example, a pre-injector, a main accelerator and an 
accumulator before the beams are delivered to the storage ring. The components o f  
the injection system employed depend on the maximum energy and the experiments 
using this light source A typical injection system used to deliver the beam to the 
storage ring is composed of five stages: Stage 1, an electron gun to generate free 
electrons; Stage 2, a first accelerator where the free electrons arc bunched into a
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quasi-continuous charged particle beam and accelerated to relativistic velocities (E 
»  moc2 where mo = the electron’s rest mass and c = the velocity o f  light); Stage 3, 
an accelerator at the final energy wherein the charged particles travel with speed v = 
c; Stage 4, an extraction system consisting o f  fast switching magnets and special 
bending magnets and a transfer line to the storage ring; and finally Stage 5, a system  
for injection into the storage ring.
(b) The storage ring
After the electrons are pre-accelerated and conveyed from the injectors, the electron 
bunches are delivered to the storage ring. In this ring, electrons orbit inside a high 
vacuum polygon-shape chamber, encircled by dipole bending magnets and they are 
collimated by a lattice o f  focusing magnets. The lattice is a series o f  magnetic 
lenses, which focus the electrons orbiting in the ring to produce an appropriate x-ray 
beam dimension. Therefore, the lattice controls the lifetime, the transverse size and 
the divergence o f  the beam. The lattice is the most vital part in the SR system  
because it decides the brightness o f  the beam, the beam lifetime, the emittance o f  the 
electron beam and the size and cost o f  the accelerator.
2.1.1.2 Emission Patterns
When synchrotron radiation is emitted from the storage ring, the quantity o f  emitted 
energy is large and relativistic effects cause the radiated pattern to form into a sharp 
forward cone with an opening angle (mc2/E=y-1) as depicted in Figure 2-3 [18]. This 
implies that at higher radiated energy, the opening angle is smaller.
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Figure 2-3 Emission pattern o f the radiation when the electron/positron 
speed approaches the speed o f light [18].
When the relativistic beam o f electrons/positrons passes through a bending magnet, 
this sharp cone is well focussed with a small vertical opening angle, producing a 
continuous polychromatic beam (white beam). The flux and brightness o f  the 
emitted radiation can be enhanced by using either a wiggler magnet or an undulator 
magnet system, consisting o f  alternating polarity magnetic poles (see Figure 2-4 (a)). 
The radiation patterns for these wiggler and undulator insertion devices is shown in 
Figure 2-4 (b).
If the magnet bends the electron beam through a large angle compared to y'1 (a large 
magnitude o f  oscillation), a broadband continuous radiation with high photon energy 
is produced. This is called a wiggler spectrum. The wiggler magnet can be placed in 
a straight section o f  a storage ring as the wiggler magnet is designed for removal o f  
any deflections. The flux and brightness o f  the wiggler radiation increases by a 
factor approximately equal to the number o f poles [18]. However, if  an undulator 
magnet arrangement is inserted in the system, the beam is forced to bend by the order 
o f y~\and the radiation intensity for the consequent undulator spectrum is 
dramatically enhanced. Note that undulator magnet is similar to the wiggler as 
illustrated in Fig. 2-4(a). However, with the angle o f  bending o f the undulator is o f  
the order o f y'1, the small divergence emission pattern o f synchrotron radiation is not 
significantly enhanced. Hence, the intrinsic brightness o f  the radiation is maintained 
in both vertical and horizontal planes. The undulator spectrum is a pencil-shaped
13
beam o f photons peaking in narrow energy bands. The three emission patterns are 
illustrated in Figure 2-4 (c) [18].
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(C)
Figure 2-4 (a) The alternating magnetic pole system used to generate
wiggler and undulator radiation [32], (b) Radiation patterns of 
bending magnet (white beam), wiggler and undulator [18], and (c) 
Emission spectra of bending magnet (white beam), wiggler and 
undulator [18].
2.1.1.3 Synchrotron radiation: Advantages for X-Ray Topography
The advantages of synchrotron radiation over a conventional x-ray source for x-ray
topography are [15]:
• Intensity o f synchrotron radiation significantly reduces the exposure time during 
the experiment.
• Continuous spectrum in the range of 0.1 -  2.5 A allows one to optimise 
geometry, absorption conditions and strain sensitivity.
• Collimated beam allows topographic experimental stations a long distance away 
from the generator due to their inherently low divergence. Therefore, a large area 
beam can impinge on the sample and large areas could be examined on the 
topographic film without performing scanning techniques.
• High degree o f x-ray polarisation can provide topographs with high signal/noise 
ratio and high penetration depth in the specimen. However, this depends on the
15
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selection of polarisation o f the incident plane, either a-polarisation, (electric 
vector of the x-ray wave is perpendicular to the scattering plane) or it- 
polarisation, (the electric vector is parallel to the scattering plane).
2.2 X-ray topography
Berg (1931) performed the first x-ray topography on a large sodium chloride crystal 
before and after plastic deformation. In 1945, Barrett refined Bragg’s reflection 
technique (Bragg case). Barth and Horsemann (1958) applied Bragg’s reflection 
technique to transmission (Laue case). In 1959, Lang introduced the projection and 
section topographic techniques. Later, Tuomi (1974) developed synchrotron x-ray 
topography providing high resolution, less experimental time and a simple set-up for 
sample characterisation. Since then, the methodical and instrumental developments 
of x-ray topography have improved significantly [34], The experimental set-ups for 
these techniques will be explained briefly later in this section.
2.2.1 Theories
X-ray topographic or X-ray diffraction topographic methods are based on the 
diffraction of x-rays from the lattice planes (hkl) in a single crystal [34]. This 
tcchniquc can be used to observe strain and/or dislocations in the crystal by recording 
the different diffracted intensities from perfect and imperfect regions o f the crystal 
[35].
The basis o f x-ray diffraction is described in terms o f Bragg’s law. Generally, 
diffraction occurs in a crystal as shown in Figure 2-5.
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d
Figure 2-5 X-ray diffraction for rectangular grid case [42].
A section of the crystal in Fig. 2-5 above shows that the atoms comprise o f a set of 
parallel planes where d is the interplanar spacing of the reflecting planes and ko and 
kH are the wavevectors in the directions of the incident and diffracted beams, 
respectively, and |ko| = |kH| = 1/A,. It is assumed that the x-ray beams are perfectly 
parallel with a wavelength X, During diffraction, the incident beams make an angle 
of 0b to this crystal where 0b is called the Bragg angle. The path difference for 
waves scattered by atoms from an adjacent (hkl) lattice plane with spacing d is given 
by
(AB + BC) = d s i n &  + d $ i n 0  -  2c/sin# Eq. 2-1
In addition, the scattering can be composed of overlapping rays; thus the condition 
for constructive interference is given by
n l  = 2 d  sin 0B Eq. 2- 2
where X is the x-ray radiation wavelength, and n is the order of reflection. This 
relation was derived by W.L. Bragg and is known as Bragg’s law [37].
Two geometrical facts obtain in this diffraction technique: (1) the angle between the 
diffracted beam and the incident beam is always 20b and (2) the incident beam and 
the diffracted beam are always co-planar [37].
B
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In order to explain the changes o f intensity between imperfect and defected regions 
in x-ray topographs, the theories o f x-ray diffraction in solids are employed, i.e. 
kinematical and dynamical theories.
2.2.2 Kinematical theory
It is assumed that the amplitude of the x-ray beam does not change for all diffracting 
centres o f the crystal [38]. This assumption is based on a negligible amount o f  
energy being transferred to the diffracted beam; hence, re-diffraction effects are 
ignored in the approximation [15]. However, this theory is accurate only when the 
scattering is very weak or the crystal sample is very thin. When the crystal is thick, 
the dynamical theory comes into effect, since the kinematical assumption is 
unsatisfactory due to the extinction effect [15]. The most important parameter to 
explain in the kinematical theory is the structure factor, Fhki QFhkil is the amplitude 
ratio of the wave scattered by the atoms of a unit cell to the amplitudes o f the wave 
scattered by one electron). The structure factor for the hkl reflection is given by [16]
F hu = X  / .  exP( -2?r i(k .r)} or
i
Fhkl = / ,  exp{ -2n i(hu  + kv + lw)} Eq. 2- 3
i
where k is the wavevector scattered from two points in the unit cell which are 
separated by a vector r, is the atomic scattering factor o f atoms o f type i with a 
fractional coordinate (uvw) which is defined from the origin o f the unit cell to the 
atom of type i. The £ is normally derived in terms of the scattering o f an individual 
free electron. Thus, the intensity I scattered by an electron with an angle 20b relative 
to the incident intensity I0 is
/  C V2 2
h  R 1
Eq. 2- 4
where R = the distance from the observation point to the particle, re = the classical 
electron radius in cgs unit and C = polarisation factors, i.e. C = 1 for a-polarisation 
and C= c o s 2 0 b  for 7u-polarisation. The atomic scattering factor can be written by
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/,. = |  p ( r ) e x p (  2 x iQ  - r ) d V  Eq. 2-5
s p a c e
where p(r)dV  is the probability that an electron lies in a volume element dV of the 
atom at a radial distance r from the nucleus. From Figure 2-6, the scattering vector 
Q = kH-ko where ko = the incident beam vector, kH = the scattering beam vector.
Q
Figure 2-6 The vector relationship between the incident vector ko, the 
scattered beam vector kH and the scattering vector Q [15].
The diffracted intensity from a thin crystal can be examined [15] by 
J  = S  exP(  ^ n  r j • Q ) Eq. 2- 6
i
where J = amplitude of the wave due to the intcrfcrcncc o f waves scattered from all 
the unit cells in the crystal. Thus, the overall scattering amplitude, A = FhkiJ and the 
intensity I = A2.
It must be emphasised that the diffraction can occur only when the Bragg law is 
satisfied. Therefore, it can be written that Q = 1/dhki where dhki is the spacing of a 
plane with Miller indices hkl, and the structure factor is not zero. If |h| = 1/dhki, thus 
Q = h, where h is the reciprocal lattice vector of the crystal.
2.2.3 Dynamical theory
The dynamical theory evolved in order to solve for errors in the assumptions o f the 
kinematical theory, which cannot be used for thick and highly absorbing crystals, 
especially those crystals employed in the semiconductor industry. The diffracted
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intensity of x-rays as a function o f thickness becomes non-linear for those crystals. 
The assumption of the dynamical theory is that the re-diffraction phenomena can 
occur from the same reflecting planes, providing they are at the correct angle as 
illustrated in Figure 2-7 [15]. The energy is spread throughout the crystal thickness 
in a triangular area known as the Borrmann fan.
crystal
Figure 2-7 The diffraction and re-diffraction of an X-ray beam from a 
set of reflecting planes. The triangle bounded by the incident 
beam and diffracted beam from the entry surface is called the 
Borrmann fan [41].
• Fundamental equations of Plane-wave Dynamical Theory
A brief survey of the dynamical theory is given here. It is noted that a full discussion 
is rather complex and there are many papers with more complete details such as that 
of Batterman and Cole [39]. In order to describe the diffraction theory, the crystal 
lattice is described in terms of the reciprocal lattice. The position of the reciprocal 
lattice indicates the orientation and reciprocal o f the d spacing of the set o f direct 
lattice planes.
(a) Von Laue’s Assumption
The basic dynamical theory, founded by von Laue considers for the propagation of 
the electromagnetic wave that the electric negative and positive charges are
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distributed in a continuous way throughout the volume o f the crystal [34]. The 
interaction o f the electromagnetic wave with charged particles is an electric 
interaction and a magnetic interaction. However, in a classical treatment of the 
dynamical theory, it is assumed that the magnetic interaction is weak and can be 
neglected. In addition, the strength of the electric interaction (re) is defined by [34]
e2
r  = ----------- Eq. 2- 7
(Ane^nc )
where re is 2.817938 x 10'15 m is the classical radius o f the electron, e is the electric 
charge o f the particle, m is its mass and s0 is the dielectric constant o f vacuum. If the
medium is polarised under the influence o f the electromagnetic field and behaves as
a perfect dielectric, the coherent part o f the electric interaction o f the electromagnetic 
wave with the electron density p(r) can be given in terms of the electric 
susceptibility x(r) as [34]
X(r) = -  . e2P(j\ =-rJ?p{r)lx  Eq.2-8
4 n £ 0V m
where v is the frequency o f the electromagnetic wave.
(b) Maxwell's Equations
The basic diffraction theory founded by Von Laue is built on solutions to Maxwell’s 
equations in a medium with a periodic complex dielectric constant. The material 
relationship of the medium and the electro-magnetic field can be written as [34]
D = £E=£0E + P 
B = //H
where E is the electric field, B is the magnetic induction, H is the magnetic field, D 
is the electric flux density or the electric displacement, p is the magnetic 
permeability and in the case o f weak magnetic interaction = \jlq, the magnetic 
permeability o f vacuum, 8 is dielectric constant [34], and P is a polarisation [39].
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In the absence o f  local electric change and o f a local current density, Maxwell’s 
equations can be given as [15]:
„  _ SB SHVxE = -------= - u 0 —
dt ^  dt
„  „  5D a(*E)
E ‘>-2- 10
V D  = 0 
V*B = 0
where k  is the dielectric constant. It is noted that the electric conductivity (a) is zero 
and the magnetic permeability is unity at x-ray frequencies.
In a vacuum, E = D / eo , and V • E = 0. From the relation £0//0 = Me1 where c is the
velocity o f light, the propagation o f the electromagnetic wave in vacuum obtained by 
eliminating H between the first two relations o f Maxwell’s equations can be written 
as [34]
VE = 4 - ^ Ç  Eq. 2-11
c2 dt H
In the case o f a plane wave,
E = E0 exp2#/(Mf“ k*f) Eq. 2-12
where v is the frequency and k is the wavenumber = 1 A, = v/c.
In a material, E = 0 /e , where e = 6o( 1 +x) varies with the space coordinates. 
Hence>VE * 0[34]. Considering the scattering without changing frequency and 
X «  1, the electric displacement can be written as [34]
D(r) = exp 2m vt Eq. 2-13
Therefore, the electric field is [34]
E = — Eq- 2- 14
£0(1 +  / )  £o
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Using Eq. 2-14 and removing H, the equation o f propagation o f  an electromagnetic 
wave in the crystalline medium can be given as
VD + V x  (V x  ^D) + 47r2k2D = 0 Eq.2-15
(c) Fourier Expansion of the Dielectric Susceptibility
In a crystalline medium, the electric susceptibility is a triply periodic function o f the 
space coordinates. The Fourier series o f the electric susceptibility can be written as 
[34]
Xfr) = £  exP ( ~ 2nih ‘ r) E(l- 2~ 16
h
where the reciprocal lattice o f the unit cell h = hbi + kb2 + Ib3 where h, k and I are 
the Miller indices o f the reflection (|h| = the reciprocal d spacing), and bj, b2 and b3 
are the reciprocal lattice vectors defining the unit cell in reciprocal space, and the 
coefficient o f the Fourier expansion o f the electric susceptibility (xh) can be derived 
in terms of the structure factor, i.e.
X h = - r- ~ - F ,  Eq.2-17
n v
where V = the unit cell volume, re = the classical electron radius = e 2 / 4 as Qmc 2 = 
2.818 x IO'15 m and Fh is the structure factor, which is given by [34]
Fk = X ( /y  + f'j + / ,')e x p H tf , “ 2®rh ■ r7] =| FH | exp i<p„ Eq. 2-18
j
where f j  is the atomic structure factor o f atoms j, fj* and f j ” are the dispersion 
corrections and exp (-M j) is the Debye-Waller factor. In general, the xh = IO"5 -  10'7 
depending on the wavelength and the structure factor.
In thè case o f an absorbing crystal, the absorption is considered in the imaginary part 
o f the refraction index and o f the wavevector. Thus, the electric susceptibility is 
given as [34]
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X = Xr +iXi Eq-2- 19
where x, %r and %\ are a triply periodic and can be expanded in a Fourier series as
Xr =Yi  Xn, exp(2^'h • r); with x ,h = ~re^ F rh I(tiV )
* , Eq. 2- 20
J, = 2 ^  exp(2OTh ■ r); wi/A Zm = /(**0
h
Frh = 2  ( / ,  + f )  ) exp[-Af; -  2mh ■ r, ] =| FM | exp »>*
where
Fm = £ ( /,•  + ~ 2mh ■ r;] = lFa, I expiç a
j
The linear absorption coefficient is
Mo = -2riyri0 = 2reÂFi0 IV  Eq. 2- 21
Wavefieids
Ewald announced the word “wavefield” in 1917 and it proved to be one o f the most 
basic concepts for the dynamical theory [34]. From the equation of propagation of  
an electromagnetic wave in a crystalline medium (Eq. 2-15), the wave that exists in a 
crystal with the periodicity o f the lattice can be written
D = exp( - 2 m K  0 ■ r ) ^  D h exp( -2 ;r/h  • r) Eq. 2- 22
h
This equation is also written as
D = ^  D h exp ( -  2m K h * r) Eq. 2- 23
h
and Kh = Ko -  h Eq. 2- 24
where Ko and Kh are the wavevectors inside the crystal in the directions o f the
incident and diffracted beams, respectively, and |Ko| = |Kh| = 1/A,. The sum in Eq. 2- 
23 is a wavefield or Ewald wave [34].
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The relationship o f  the wavevectors in a wavefield and the reciprocal lattice can be 
explained in terms o f  the geometry o f  a boundary condition at the entrance surface in 
Figure 2-8. The wavevector Ko = OP and Kh = HP, the common extremity P  o f  the 
two wavevectors is called the tiepoint by Ewald to emphasise that the two waves are 
closely linked together to form a wavefield; note that n  is normal to the entrance 
surface [35].
n
A
Figure 2-8 Boundary condition for wavevectors at the entrance 
surface [3 4],
For an absorbing crystal, the wavevectors must include the imaginary part given as
%  2- 25
Ko — K 0r + /K 0i
K ^ K ^ + i X *
From Eq. 2-24, all wavevectors have the same imaginary part, Koi = Khi and thus 
suffer the same absorption.
From Fig. 2-8, in a semi-infinite medium where the waves are produced with vacuum 
or air by an incident plane wave with wavevector K(/a\  Ko is determined by the 
boundary conditions which are satisfied when the difference between the 
wavevectors is parallel to the normal to the entrance surface. Hence, it can be 
written that
K 0 - K ^  ^ O P - O M  = M P n  Eq. 2- 26
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where n is the unit vector normal to the crystal entrance surface [34].
The relationship between the amplitude o f  the waves in the wavefield given in Eq. 2- 
23 and the wavevector h is given as [34]
D *
......
1 K LZh-h'Dh\h]jh' \
1
Eq. 2- 27
where h’ is reciprocal lattice vector, Xh-h’ is the Fourier coefficient o f  the dielectric 
susceptibility associated with reciprocal-lattice vector h-h’, Dhv[h’ij is the projection 
ofD h ’j on a plane normal to Khj and the sum is overall reciprocal-lattice vectors h \  
The term labelled “a” in Eq. 2-27 is called the resonance factor by Ewald [34] and 
the term labelled “b” in Eq. 2-27 is called the effect o f  polarisation [34]. These 
wavevectors correspond to reciprocal lattice points, which lie close to the Ewald 
sphere.
• Dispersion surface
Equation 2-27 is a basic equation o f  dynamical theory. The solution o f  this equation 
is related to the locus o f  the tiepoints o f  all the wavefields which may propagate in 
the crystal with a given frequency [34].
To understand the wave propagation inside the crystal, the geometrical diffraction 
can be drawn in terms o f  direct space (Fig. 2-9 (a)) and reciprocal space (Fig. 2-9
(b))-
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(a)
(d)
Figure 2-9 Diffraction according to the geometrical theory
(a) Direct space, Bragg geometry (left) and Laue geometry 
(right);
(b) Reciprocal space; OH = h: reciprocal lattice vector, La =
Laue point; OLa= incident wave ( OLa =k) and HLa-
reflected wave ( H L a =&);.
(c) Influence o f  the refraction index where L0 = Lorentz point,
OL0 -H L q  ~nk, OP = refracted wave and HP = reflected
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wave and L0’ = Lorentz point corresponding to the 
reciprocal lattice vector HO = -h;
(d) Interaction o f  the refracted (OP) and reflected (HP) 
waves. The solid line is called the dispersion surface and 
P is the tiepoint [35].
For a perfect and infinite crystal, the reflection can be represented by à single point, 
called a Laue point (La) [35]. This point is the centre o f  the Ewald sphere [37], 
which is the intersection o f  two spheres, centred at the reciprocal nodes O and H, 
with radius k 9 where k  = 1/A (Fig. 2-9 (b)). Considering the propagation o f  the wave 
in matter, the refraction index, n, must be taken into account. In this case, the point 
represents the intersection o f  two spheres with the same centre o f  radius nk , where n 
is the refraction index o f  the crystal, and is called the Lorentz point, L0  (Fig. 2 -9 (c)). 
The wave propagating inside the crystal in the incident direction is called the 
refracted wave [35]. It is assumed that for any position o f  the crystal within the 
reflection domain, the reflected wave o f  the refracted wave, K0 =  OP and the 
reflected wave, Kh -  HP [34], and this position P must lie on a connecting surface 
between the two spheres, called the tiepoint (Fig. 2-9 (d)). The connecting surface, 
which has two sheets, is called the dispersion surface  as shown in Fig 2-9 (d). Close 
to the Lorentz point, these two spheres are replaced by their tangential planes and 
their interaction is replaced by two straight lines. Thus, thé dispersion surface can be 
represented in terms o f  a hyperbola whose asymptotes are T0 and Th as illustrated in 
Figure 2-10 [34].
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Figure 2-10 Intersection o f  the dispersion surface with the plane o f  
incidence. Full hyperbola: polarization normal to the plane 
o f incidence ( c - 1 ). Dashed hyperbola: polarization parallel 
to the plane o f  incidence (c=cos 2 0 b ) .  S = Poynting vector 
and P = tiepoint o f  a Bloch wave or wavefield [34].
This dispersion surface is veiy important for an explanation o f diffraction in terms o f  
the dynamical theory. It is noted that the effects o f  the dynamical theory occur near 
the intersection o f  the circles O and H at the Lo point. The solution o f  this surface 
can be found from the fundamental equation o f  dynamical theory in Eq. 2-27. In the 
two beam case, if  the resonance terms are very large and there exist two nodes 
simultaneously on the Ewald sphere, Eq. 2*27 can be written as [35]
k 2
D ° =  K ~ - k 2 [X°D ° + X l D ^ ’
0 , Eq. 2- 28
k
A  = ^2 ,2 IX.D,  + X«Dh\
h »
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where %- is the Fourier coefficient o f  the polarisability associated with the h k  I
reflection. In a semi-infinite crystal, the notation labelled “0” is the refracted wave 
or forward diffracted wave and the other one is the reflected wave. It is noted that 
when the crystal is rocked through the reflection domain and the tiepoint P moves 
along the dispersion surface, there is no discontinuity in the properties o f  the 
refracted wave;
To solve these above equations, the determinants are set to be zero. The secular 
equation o f the relationship between the lengths | Ko | and | Kh I o f  the wavevectors 
o f  the field which gives the relation o f  the loci o f  the tiepoint P and the dispersion 
surface can be obtained as [35]
where C = polarisation factor; C = 1 for a-polarisation and C = cos (2 0 b )  for n- 
polarisation.
It is noted that the approximation in Eq. 2-29 and 2-30 is based on the classical 
treatment. They are correct only when the Ewald sphere can be replaced by its 
tangential plane, whereas they cannot be used when the Bragg angle is —7c/2 . Since 
K 2 — k 2
Kh «  k  and Ko »  k, —-—r—  *  (Kh - k), thus Eq. 2-30 can be written as
( K  02 -  k 2(  l + x J } D  o + k  2C  X. D  h = 0 
-  k 2C  x D t + {K  I  -  k 2( l +  X o ) ) D  h = 0
Eq. 2- 29
with
x  _ K l - k 2 kX  „
Eq. 2- 30
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X 0 * K 0 - k ( \  + ^ - ) * K 0 - n k ,
2  E q .2-31
X h n K „ - k { \  + ^ ) * K h - n k
where n « ( 1  + . In the case o f  an absorbing crystal, Ko, Kh, X o, X h are complex.
Subsequently, the dispersion surface is also a complex surface [35].
Substituting Eq. 2-31 into Eq. 2-29 gives
2 X 0D 0 - k C x_ D h = 0 
— kC  Xh D 0 + 2 X hD h = 0
Eq. 2- 32
The secular equation, which is thè equation ó f thè dispersion sùrfacè, is 
X 0X h = k 2C 2X hZ - /  4 Eq. 2- 33
Hence, Eq. 2-33 is the equation o f a hyperbola whose asymptotes are To and Th (Fig. 
2-10). The angle between asymptotes T0 and Th is 20B. The branch o f the 
hyperbola, which lies on the same side as the Laue point is called Branch 1 and the 
other, is called Branch 2, lying on the same side as centres O and H. Therefore, Xo 
and Xh are positive when the tiepoint P lies on branch 1 and negative when it lies on 
branch 2 .
From Fig. 2-10, Aoi and A 02 are defined as the vertices o f  the hyperbola and the
length ( A 02A Q{) can given from Eq. 2-33 as [35]
A 02A ,  =1 C  I J x hx-h /c o s  e = \ C \  H * V  cos 0 )  Eq. 2- 34
The ratio (£) o f  the amplitude o f  the refracted and reflected waves in the wavefield 
can be given by means o f  Eq. 2-32 i.e.
31
Jarujit Kanatharana
g = Dh _  2 X 0
D 0 k C x  r
h E q .2 -3 5
i 2 =
Xh *0
z-h x „
From Fig. 2-10, the hyperbola has two branches, i.e. 1 and 2 for each direction o f  
polarisation. The coordinates o f  the tiepoint, X 0 and Xh are positive for Branch 1 and 
negative for Branch 2.
In the Laue case, the phase o f  the amplitudes ( ¥ )  is thus equal to 7i+(ph for Branch 1 
(so-called nodes), and to q>h for Branch 2 (so-called anti-nodes), where <ph is the 
phase o f  the structure factor. The difference o f tt o f  these two branches is important 
in distinguishing the difference in the nodes o f standing waves which are related to 
phenomenon o f  anomalous absorption, which will be explained later in this chapter 
[35].
In the Bragg case, ¥  alters continuously from Tt+cph to q>h, when the angle o f  the 
incident wave is varied from the low angle to the high angle side o f  the reflection 
[34].
•  Nodes of Standing W aves
In the two beam case, the intensity o f  the wavefield can be written using Eq. 2-22 
and 2-35 as [35]
\D \2 =| D 0 12 exp(4^K 0 • r)[l+1 £ | 2 +2C  | £  | cos2/r(h -r + 4>)J Eq. 2- 36
where is the phase o f (£= |£| exp /¥ ) . Eq. 2-36 exhibits the interference 
between the two waves as the origin o f  standing waves. The nodes o f  the standing 
wave system lie on the planes such that h • r = constant. Their position within the 
unit cell, therefore, depends on the value o f  T  [34].
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•  Propagation Direction of the Waveflelds
The energy flow o f  an electromagnetic wave propagating through the crystal is in the 
same direction as the Poynting vector (S):
S = EjcH  Eq. 2- 37
The Poynting vector (S) can be related to the wavefields inside the crystal and can be 
derived from Fig. 2-11 as [15]
S = |D 0 12 s0+1D„ I2 sH Eq. 2- 38
where the Do and D h are the electric displacements o f  the refracted and reflected 
waves in the wavefield, respectively, and s© and Sh are unit vectors o f  the incident 
and the reflected directions, respectively. S is unique in the propagation direction for 
the two waves in the wavefield.
g
Figure 2-11
Sh
Poynting vector, S, o f  a wavefield where so and Sh are unit 
vectors in the incident and reflected directions, respectively, 
s is a unit vector parallel to the lattice plane, g is a unit 
vector parallel to the reciprocal lattice vector and a  is an 
angle between the propagation direction and the lattice 
planes [35].
In addition, this Poynting vector is normal to the dispersion surface at any tiepoint o f  
die wavefield. An angle a  can be related to the amplitude ratio (Eq. 2-16) by [35]
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• Borrmann Effect or anomalous transmission
When x-rays pass through a single crystal wedge, an anomalous transmission 
phenomenon was first observed by Borrmann (1943). To explain the effect o f  
anomalous transmission consider a thick crystal can be seen in Figure 2-12 [39].
Figure 2-12
«HFILM
(b)
Geometry o f  the beams when anomalous transmission occurs,
(a) Ray diagram to describe spots on the film, (b) most o f  the 
energy resides in the diffracted beam spot ( 1 ) and forward 
diffracted beam spot (2) [39].
Three spots are shown in the recorded film: Spot (1) is created from the diffracted 
beam, Spot (2) is generated from the forward-diffracted beam, which has about the 
same intensity as Spot (1) and the angle between spot (1) and (2) is equal to 20B. A  
weak Spot (3) is in the same direction as the incident beam, which is not produced by 
the Borrmann effect. It is caused by normal transmission. However, the separation 
between Spots (2 ) and (3) is proportional to the sample thickness. The anomalously 
intense Spots (1) and (2) created from the exit side o f  the crystal, are caused by an 
anomalous transmission in the diffraction process. After all, one might expect these 
spots to be very weak due to high absorption in these thick crystals. However, this is 
not the case. This phenomenon is commonly called the Borrmann effect. The 
Borrmann effect has proved to be very useful in the x-ray topography technique for 
crystals with large Mot values, where t = the thickness o f  the crystal and no = linear 
absorption coefficient. It is found that this effect is particularly prominent at jiot >
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10. For a crystal with high joot, the two branches (Branches 1 and 2) in the dispersion 
surface are associated with different absorption coefficients, when the diffraction 
occurs. Thus, the Ko and Kh wavefields, which travel in opposite directions, set up 
standing waves in the crystal. Batterman and Cole [39] performed an experiment 
with CuK« radiation on a 220 reflection o f  Ge crystal with jiot = 3 8 . The pot factors 
for the two branches with a-polarization were calculated to be 74.0 (Branch 1) and 
1.9 (Branch 2), respectively. This can be explained in that for Branch 2 waves, the 
nodes o f  the standing wave are on the atomic planes, whereas they are between the 
atomic planes for branch 1 waves as depicted in Figure 2-13 [15]. It is known that 
photoelectric absorption is caused by an interaction o f  the wave with the inner K and 
L electron shells. Therefore, when the node o f  the standing wave falls between the 
atomic planes, the photoelectric absorption is high. Therefore, in Fig. 2-12, only one 
wavefield arrives, i.e. from Branch 2 o f  the dispersion surface at the exit o f  the 
crystal; thereafter generating the images at Spot ( 1 ) and (2) by the diffraction 
process.
atomic planes.
Branch 2
atomic planes.
Branch 1
Figure 2-13 Standing waves in anomalous transmission geometry. The 
nodes o f  the wavefield from Branch 2 o f  the dispersion
mm
i l liSli
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surface lie on the atomic planes and thus encounter low  
absorption. Branch 1 wavefields, on the other hand, are 
heavily absorbed [15].
From this theory, any imperfect part in a Borrmann fan will interrupt the high 
transmission o f  x-rays through the sample and will give an extinction contrast in the 
image, i.e. a loss or extinction o f  transmission, which w ill be explained later.
In this transmission (Laue) geometry case, the nodes lie on the planes which are 
parallel to the lattice planés (Branch 1), thé phâsè vj/ is equivalent to ft, whereas, for 
àntinòdes which lié the on  the atomic planés (Branch 2), the phasé is équal to 0. 
From this explanation, it is seen that the low intensity Spot (3) is generated from the 
standing wave, which lies in the lattice plane associated with Branch 1 in the 
dispersion surface.
• Contrast Mechanism
X-Ray (diffraction) Topography (XRT) is a method o f  mapping the diffracting power 
as a function o f  position across the diffracted x-ray beam. Therefore, the imaging 
contrast depends on two x-ray beams: the incident and the diffracted beam. The 
contrast in XRT can be divided into two principal mechanisms, called orientational 
and extinction contrast.
1. Orientational contrast
This contrast occurs when the effective misorientation o f the lattice exceeds the 
divergence o f  the incident X-ray beam (A<|)). A misoriented region (dashed circle in 
Fig. 2-13) o f  a crystal diffracts the incident beam with a different Bragg angle with 
respect to the rest o f  the crystal. This misorientation may be due to dilatations and 
rotations o f  the lattice. Figure 2-14 shows the orientational contrast mechanism for 
continuous radiation (white beam) [34].
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loss gain
4 4
isorientated region 
o f  the crystal planes
^ ^ > C rysta l lattice plane
Figure 2-14 The origin o f  the orientational contrast mechanism for white 
beam radiation [34].
Fig. 2-14 shows one o f  the mechanisms for producing the loss and gain o f  
intensity across the misorientated crystal planes. The region producing divergent 
beams leads to a loss o f  intensity with respect to the rest o f  the crystal. However, 
diffracted intensity occurs in the misoriented areas as the Bragg condition is satisfied 
due to the presence o f  a continuum o f  wavelengths. In addition, the orientational 
contrast can occur in topographs when the diffracted beam from the misoriented part 
in the crystal takes a different direction in space compared to the rest o f  the crystal. 
This mechanism can be examined in terms o f  the kinematical theory. The variation 
in the Bragg angle in the misorientated crystal, when compared the good crystal, is 
indicated by A0b in Figure 2-15.
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Figure 2-15 The orientational contrast mechanism in cases o f  severe 
lattice distortion.
The calculation o f  the effective misorientation can be described easily in terms o f  
direct space arguments. From Bragg’s law, 2 à s m 9 ^ -  X, A ft is the total change in 
Bragg angle ( f t ) ,  which comprises lattice dilatation and the component o f  the 
rotation o f  the lattice planes around the normal to the plane o f  incidence, i.e. tilt (a )  
[34]:
AdA9B = — tan0B +  a  
d
Eq. 2- 40
where d is the distance between the diffracting planes, and Ad is the dilatation o f  the 
planes [46]. In the case o f  the white beam technique, the dilatation component o f  the
change in Bragg angle — tan # 5  cannot be obtained in this calculation since the
d
white beam radiation provides a large number o f wavelengths, which give a 
diffracting wavelength for any dilated planes. Therefore, the misorientation (A ft) is 
equal to the tilt component (a )  only
A 0B = a  Eq. 2- 41
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This contrast is associated with the distorted part o f  the lattice around a defect 
producing a different diffracting power compared to the rest o f  the crystal [41]. This 
contrast is explained using the dynamical diffraction theory for thick and highly 
perfect crystals. Authier classified the extinction contrast into 3 types, which are 
portrayed in Figure 2-16 [34].
Figure 2-16 Generation o f  the extinction contrast image where the strain 
gradient is high. 1 is the direct image, 2  is the dynamical 
image and 3 is the intermediary image [34].
The first type is called a direct image  given by the unsatisfied Bragg condition in the 
perfect crystal. The contrast, which appears from the direct image, is sharp and
intense in the low-absorbing crystal. It is found that hkl and hkl  reflections are 
identical. The second type is the dynamical image  arising from changes in intensity 
in the wavefields propagating through the perfect crystal (see the previous discussion 
on anomalous transmission). When the strain gradient in the crystal is high, the 
tiepoint is shifted from one branch o f  the dispersion surface to the other. This 
tiepoint jumping is called interbranch scattering [48]. A  total collapse o f  the 
Borrmann effect is a very good example in this case. It is assumed that the wave 
incident on the high strain region in the crystal is on Branch 2 o f  the dispersion 
surface. Thus, the new wavefield must be on Branch 1, which is highly absorbing. 
The result is a diminution o f  the x-ray intensity in the direction o f  the incident wave. 
This depletion o f  intensity is called Borrmann contrast [48]. In contrast, when the 
strain gradient is low, the tie-point stays in its branch by moving to a different
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position on the dispersion surface. This interaction is called tiepoint migration [48]. 
The wavefield in this case is not decoupled but moves along the dispersion surface. 
As mentioned above, the Poynting vector (S) is always normal to the dispersion 
surface, thus the ray paths becomes curved in real space. This leads to a 
redistribution o f  the energy between the forward-diffracted beam and the diffracted. 
Basically, this sort o f  image results in a forward-diffracted beam image, which 
differs in contrast, from the diffracted beam image. In the other words, the hkl and
hkl reflections are not identical, i.e. hkl may show black-white while hkl  would 
give white-black images for identical regions o f  the crystal [48]. The third type o f  
contrast is generated by interference between a current wavefield and a new 
wavefield formed at the distorted region in the perfect crystal, and is called the 
intermediary image  [34], It is noted that these images (Fig. 2-16) occur in the case 
o f  high strain gradient regions.
To interpret the extinction contrast, the dynamical diffraction theory is used in terms 
o f the effective misorientation for a deformed crystal [34]-[35]. In the reciprocal 
space, if  the crystal undergoes a deformation, any point P o f  a position vector r is 
transformed to a point P ’ o f  a position vector r \  The deformation is illustrated in 
Figure 2-17 [34].
P’
Figure 2-17 Deformation o f  a crystal, where H(r) is a deformation vector 
[34].
The relationship between r and r’ can be written by
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r' = r + H(r) E q .2 -4 2
dh
if  the coefficients o f  the strain tensor ( — L) are small with respect to unity, and the 
relationship also can be written by
r = r ' -  H(r) s  r* -  H(r') Eq. 2- 43
Assuming the crystal is perfect and infinite, P is in direct space and H ’ is its 
reciprocal lattice vector. The equation o f a plane o f  the family o f  direct lattice planes 
(hkl) is
/  = g r  = N  Eq. 2- 44
The reciprocal-lattice vector g can be defined in terms o f  the gradient o f  /  by 
g = V ( / )  Eq. 2- 45
Thus, the position vector after deformation, r \  can be defined using Eq. 2-43 as 
= g • r' -  g • H(r') = N  Eq. 2 -4 6
This equation is for the lattice plane at the surface, which is transformed by the
deformation. The reciprocal lattice vector (g ’) o f  the asymptotically perfect ciystal is 
given by
g' = ^ / '  = g -  V(g*H) Eq. 2- 47
and the local variation o f  the reciprocal lattice (8 g) is thus defined by
¿g -  g' ~  g “  -V (g  ■ H) Eq. 2- 48
In the reciprocal space, 5g is the projection oil the plane o f  incidence o f  the local 
variation which is equal to HIT as indicated in Figure 2-18.
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Figure 2-18 Modification o f  the reciprocal lattice due to the deformation
o f the crystal, where La is Laue point before deformation, La’
is Lâüê point after déformation, ôg is the Variation o f the
reciprocal lattice vector [34].
As mentioned above, the Laue point (La) is the intersection o f  two spheres with 
centre O and H and o f  radius k = 1/A, and on the reciprocal lattice o f  OH. The 
deformed Laue point (La’) lies on the same sphere and on the new reciprocal lattice 
vector (OH*)- I f  an incident vector, K oa) = OM, the effective misorientation can be 
given by [34]
SO = A 0 ' - A 6  = ( L ’aM  -  L aM ) / k  = L'aL a / k  Eq. 2- 49
in terms o f  the reciprocal lattice vector, and the effective misorientation can be 
written as
a i . j ■?<! • »)  ^ 2 . 5 0
ksvcilO  k s m l d
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The effective misorientation in reciprocal space in Eq. 2-50 is a linear combination 
o f components o f the strain tensor dui / d x j , where it\ = a displacement vector at any
given point i. If the local variation o f  the reciprocal lattice vector is normal to the 
refection direction, Sg • s h -  0 . The effective misorientation in Eq. 2-50 is equivalent 
to that in Eq. 2-40, which is calculated in direct space.
The derivative o f  the effective misorientation along the incident beam d ( S 0 ) ! d s o is
equivalent to the strain gradient in the deformed crystal. The relationship can be 
given by [34]
W  = _ L _ a % h )  Eq. 2- 51
dso g e o s 0 B d s0dsh
2.2,4 Techniques
Before x-ray topography will be explained, two x-ray sources for the x-ray 
topographic experiments need to be clarified: white-radiation and monochromatic- 
radiation sources, since many o f the techniques also use monochromatic radiation 
sources. Consider first the creation o f  radiation from an x-ray tube consisting o f  a 
source o f  electrons and two metal electrodes. The x-rays are generated when the 
charged particles, i.e. electrons o f  sufficient kinetic energy, are significantly 
decelerated by interacting with the anode field and the x-rays radiate in ail directions. 
Two kinds o f  characteristic radiation curves are obtained with a mixture o f different 
wavelengths as illustrated in Figure 2-19 [37].
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Figure 2-19 X-ray spectrum o f  a molybdenum anode target as a function  
o f applied voltage for an x-ray tube [37].
The continuous radiation or white beam is a ray o f  many wavelengths, generated by 
the rapid deceleration o f  the electrons under the influence o f  the anode field. On the 
other hand, the characteristic radiation displays a sharp intensity at certain 
wavelengths depending on the anode metal used. This is because an electron with 
sufficient energy hits the target composed o f  atoms with electrons in varying 
quantised energy shells such as K, L, M, etc. For example, the impacting electron 
could knock the electron out o f  the K shell, leaving the atom in an excited stage. 
Then, an outer electron immediately falls into the vacancy in the K shell and emits 
the energy exchanged in the form o f x-ray radiation, which in this case is called Ir­
radiation.
Using a white beam or continuous, radiation source with x-ray topography has the 
following benefits:
(a) The sample is placed in front o f the white beam path without adjustment;
(b) Many reflections forming a Laue pattern can be recorded simultaneously on the 
film. Each spot is itself an x-ray topograph;
(c) Short exposure times compared to monochromatic radiation sources;
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(d) The ability to observe overall strain distributions in severely distorted samples;
(e) Simple experimental set-up.
The use o f  white beam synchrotron radiation for x-ray topography has tremendous 
advantages, especially when the distance between the x-ray source and sample and 
the width o f  the beam at the sample are large. The spatial resolution o f  the 
experiement (5) is related to the radiation source dimension (H), the source-sample 
distance (L), and the sample-plate distance (D) by [15]
5 = HD/L Eq. 2- 52
The geometrical resolution limit is illustrated in Figure 2-20 [15].
Figure 2-20 The spatial resolution limit set by the projected source height 
normal to the incident beam [15].
From Eq. 2-21, the synchrotron radiation source is suitable for this technique since it 
has low divergence and the x-ray source is very far from the sample.
• Berg-Barrett technique
Barrett (1945) developed Berg’s technique, which is based on the Bragg (reflection) 
orientation geometry. The set-ups are illustrated in Figure 2-21 [34].
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Figure 2-21 Berg-Barrett technique in reflection and transmission with
This Berg-Barrett reflection method is one o f the simplest techniques. The image is 
recorded by the diffracted beam on the surface o f  the crystal. There are many 
limitations to this technique: (a) the recording film should be perpendicular to the 
surface o f  the sample to minimise image distortion [40],and (b) the sample to film 
distance must be as small as possible to get rid o f  the effect from vertical beam 
divergence as explained above in reference to the spatial resolution; therefore this 
technique is insensitive to orientational contrast which can be observed only when 
the effective misorientation is larger than the vertical beam divergence, (c) low  
spatial resolution between the K^-doublet, which simultaneously reflects two nearly 
overlapping images on the film.
• Lang topography
This technique was invented by Lang (1959) and is commonly used for high- 
resolution transmission x-ray topography [34]. It is very sensitive to both extinction 
and orientational contrast. Two experimental set-ups are introduced: projection and 
section topography [15], [34] and [41].
film normal to the diffracted beam [34].
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Projection topography is a transmission method providing am image covering large 
regions o f  a sample. The experimental set-up is illustrated in Figure 2-22 [15].
Figure 2-22 The experiment set-up for projection x-ray topography.
Sample and film are scanned across the beam. Note that 
scanning is not employed for the section topography set-up.
Using a goniometer, the film and the sample can be translated together across the x- 
ray beam. Using this set-up with a conventional x-ray tube source, the beam 
divergence is small enough to get rid o f  the simultaneous diffraction o f  the Ka- 
doublet by blocking the weaker Ka 2  beam with an appropriately placed slit. This 
technique can provide an image o f the 3-D distribution o f defects in the crystal by 
narrowing the beam to less than the width o f the base o f the Borrmann fan (the beam 
width must be less than t*sin2 0 B, in which t is the specimen thickness and 0 b is the 
Bragg angle) [15]. The formation o f  section topography and its integration to 
projection topography is illustrated above in Figure 2 -2 2 .
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• Synchrotron X-Ray Topography Techniques [42]
(a) W hite Beam Large A rea Back Reflection Topography (LA-BRT)
In this case, the incoming x-rays are perpendicular to the upper surface o f  the 
sample. This Bragg geometry is used to access information in the near surface 
regions o f  the probed wafer as illustrated in Figure 2-23.
Figure 2-23 Back-reflection Topography.
Depending on the wavelength o f the diffracted beam, typical penetration depths can 
vary from <1 jam to >1000 i^m in e.g. silicon. Please note that many reflections, 
each with a different associated penetration depth, are recorded simultaneously. 
Penetration depths (tp) tend to be much smaller in unstrained perfect crystals, where 
the dynamical theory o f  diffraction applies. However, for imperfect or strained 
materials, e.g. GaN, GaAs, SiC, InP or silicon with circuit topography or strained 
epitaxial layers, conventional kinematical theory applies [42] and
h  =
where tp = penetration
1
+
1
s in $  sin^f J
depth, (¡>i = incident grazing
angle, <j>f = exit grazing angle and wavelength-dependent absorption constant
for the material.
(b) W hite Beam Back Reflection Section Topography (BRST)
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The White Beam Back Reflection Section Topography (BRST) technique is 
essentially similar to LA-BRT, only in this case the incoming beam is collimated into 
a narrow ribbon by a slit typically 10-15 \xm in width, A  set o f  Bragg case section 
topographs o f  sample cross-sections is produced as illustrated in Figure 2-24.
Figure 2-24 Back reflection section topography set-up.
(c) W hite Beam Large A rea Transm ission (Laue) Topography (LAT)
The transmission technique can be classified into large area and section transmission 
methods. In large area transmission, each diffracted beam has a different wavelength 
due to the d spacing and 0 b value o f  the crystal planes producing the reflection. 
Figure 2-25 shows the experimental set-up for the transmission geometry [42].
Figure 2-25 Large area transmission geometry for x-ray topography.
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(d) W hite Beam Transm ission Section (Laue) Topography (ST)
Similar to back-reflection x-ray topography, the beam is collimated into a ribbon, 
whose width is typically 10-15 jam and passed into the crystal. The diffracted 
intensity passing through the crystal is recorded on the photographic plate as 
illustrated in Figure 2-26 [42],
Figure 2-26 Transmission section topography.
2.3 SXRT interpretation of Stress Analysis of IC  Processing Steps
Many topographic scientists have studied IC processing-induced stresses in 
semiconducting single Si crystals using XRT or SXRT. For example, Blech and 
Meieran [43]-[46], and Schwuttke [47]-[48] have published many papers on this 
topic, which have proved to be very valuable for this thesis.
Meieran and Blech [43] used the large-area transmission (Laue) or projection 
technique to investigate strains induced in Si substrates due to oxide and metal thin 
film deposition. They found that the elastic strain was visible via both extinction 
contrast and Borrmann (anomalous transmission) effects near film edges. The values
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o f g.H i were compared to the contrast intensity which were recorded during 
measurement, where g = the diffraction vector and Hj = the unit vector normal to the 
film edge and pointing away from film edge. The extinction contrast (black/white 
contrast) in the image is governed by the relationship between the diffraction vector 
(g )  and the lattice displacement (H i) as shown in Figure 2-27. The vector Hi is 
normal to the lattice displacement and deviates from the lattice direction in the 
undisturbed crystal due to an imposed strain field.
1 h ,
Figure 2-27 The lattice displacement (Hi) o f Si lattice planes, due to a 
square overlayer. The imposed strain in the Si pushes away 
from the edges o f this overlayer (i.e. Si is in compression) as 
indicated by the displacement vectors Hi. For the sake o f this 
discussion, the direction o f the diffraction vector, g, is shown.
For an oxide film on a Si sample, three cases were examined by Meieran and Blech
[43]:
(a) g«H «  1, the vector g is parallel or nearly parallel to the vector H (e.g. H A  
As a result, that region in the diffracting Si is visible with enhanced (i.e. 
black) intensity.
(b) g H  »  0, g is perpendicular or nearly perpendicular to H  (e.g. H 3 and H4 ), 
resulting in reduced diffracted intensity or white contrast.
(c) g-H  » -1 , g  is anti-parallel or nearly anti-parallel to H  (e.g. H 2), resulting in a 
contrast which is intermediate between (a) and (b).
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However, these assumptions are reversed when a deposited metal film on Si was 
investigated. This contrast reversal between the oxide film and metal film can be 
explained in terms o f the force F  at the film edge, which points toward the centre o f  
the lattice curvature. In the case o f  the oxide film, F 1 is parallel to H i (film in 
compression-see Fig. 2-28). Hence the edge wherein g .H i > 0 is a region o f positive 
curvature. This is reversed for film edge H 2. In contrast, the metal film is opposite 
to the oxide film in tliat now Fi is anti-parallel to H i (film in tension), thus this edge, 
wherein g .H i > 0 produces a lower intensity diffraction, is an area o f  negative 
curvature. This picture relating to the black/white contrast is shown in Figure 2-28. 
However, an alternative and easier explanation is shown in Fig. 2-29 where the 
Forces (F i) are not used, but rather the lattice displacements (H i) they induce are 
studied. For example, in the previous case o f the oxide film, forces F i and F 2 are 
parallel to H j and H 2, respectively. Thus, at the edge o f  the film, the black contrast 
appears at the film edge 1 (g .H i > 0) and white contrast is observed at the film edge 
2  (g -H i <0). On the other hand, if  F j and F 2 point inwards from the film edge as for 
the metal film, H i and H 2 are also in the same direction as F i and F 2, respectively. 
Therefore, the white contrast is visible at the film edge 1 (g .H i < 0) and the black 
contrast appears at the film edge 2 (g .H i > 0). This explanation is illustrated in 
Figure 2-29.
For the oxide film For the metal film
Figure 2-28 The force (F¡) and g.Hi relation of Meieran and Blech [45].
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For the oxide film
t
For the metal film  
Fx
g
Figure 2-29 An alternative and easier explanation for x-ray topographic 
contrast around a strained structure.
The relationship between the values o f  g.H j and the intensity o f  the extinction 
contrast in topographs due to the strain induced in the Si substrate is also described 
by Schwuttke et a l  for the case o f  a metal film on Si [47]-[48]. They found that 
when g .S , where S = the vector o f strain gradient, is equal to 1 the Si adjacent to the 
film edge always shows the strongest x-ray diffracted intensity. When S = 0, the Si 
near the film edge shows a reduced contrast. His assumption is in agreement with 
the result o f  Meieran and Blech [14] wherein the force direction F is related to S.
In addition, Meieran and Blech also related the black and white contrast (extinction 
contrast) o f g.H j to the lattice curvature at the interface o f  the Si and the metal [1 4 ] . 
It has been mentioned that when the Si near the edges o f the metal layer is elastically 
strained by the metal film, the intensity o f  the x-rays diffracted from the strained area 
will be altered when compared to the unstrained area. This phenomenon is called 
surface extinction contrast, arising where the scattering power around the defect 
differs from that in the rest o f  the crystal. It is noted that this phenomenon appears 
when the crystal is thick and highly perfect. They found that the perfect crystalline 
regions do not diffract strongly. On the contrary, the defected/strained region 
produces a black image (enhanced intensity). The image o f  a strained region in a 
perfect Si crystal is a dark line on a light background. Two set-ups are used in to 
analyse this phenomenon as shown in Figure 2-30 below
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(a) (b)
Figure 2-30 Two set-ups for extinction contrast topography [43]: (a) the 
metal layer faced the x-ray source and (b) the metal layer 
faced the recorded film.
In fig. 2-30 (a), the incoming beam enters from the metal film side. The strained area 
near the edge o f  the metal is observed as a white image beside the black image. As 
explained above, the black line is caused by the extinction contrast. In addition, the 
white line is caused by the Borrmann effect or anom alous transmission. Tanner 
notes that this effect relates to the progression o f the (Borrmann) fan o f  the energy 
flow within a triangle bounded by the incident and diffracted beams when jat > 1 
(where = the linear absorption coefficient and t = the sample thickness) [34]. This
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Borrmann effect results in x-ray intensity reaching the exit surface and then being 
separated into 2 beams, namely the incident beam and diffracted beam. However, 
the Borrmann fan condition is destroyed/shifted as a result o f  the distortion o f  the 
crystal lattice around defect/strain region. The extinction and Borrmann effects are 
separated by t  s in O  as shown in fig. 2-30 (a). However, if  the metal film faces 
toward the film, the Borrmann effect disappears as seen in Fig. 2-30 (b).
This mechanism is related to the change in curvature o f the crystal lattice planes. 
The direction o f the Si lattice plane curvature can imply strain fields either tension or 
compression at the metal/Si interface as illustrated in Figures 2-31 (a) and (b), 
respectively.
Figure 2-31 Strain directions in Si substrate [14].
In the case o f  Fig. 2-31 (a), the topograph shows black contrast at the edge 1 and 
white contrast at the edge 2, i.e. g .H } > 0 and g.H 2 < 0. Therefore, the bowing o f the
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sample can be drawn as in Fig. 2-31 (a). In this case, the film is in compression and 
puts the Si in tension at the interface. In Fig. 2-31 (b), the opposite bowing direction 
can generate the extinction contrast in the reverse directions such that the edge 
denoted by H 2 diffracts more strongly than edge H i, i.e. g.H i < 0 and g.H 2 > 0 as the 
metal film is on tension and puts Si in compression at the interface.
56
Jarujit Kanatharana
Chapter 3 Mechanical strain models
3,1 Stress-Strain Relationship
It is easier to explain stress and strain using a basic cubic element as illustrated in 
Figure 3-1.
Acrz
z
Figure 3-1 The cubic element [50].
A number o f symbols are used to define the stresses acting on the six sides o f  the 
element: three symbols c?x, a y and a z for normal stresses, and six symbols t xy? x t xz, 
i zx, izy and tyz for shear stresses. Assuming that ixy = tyx, etc the stress components 
are composed o f 3 normal stresses and 3 shear stresses.
For strain components, the symbols s and y  are used to define normal and shear 
strains, and u, v and w  are the components o f  the displacement at any given point in 
the x-, y- and z- directions, respectively. By definition [50]
du dv dw
_ d v  ^ 8 w
dz dy
Eq. 3- 1
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It is well-known that the stress-strain relationship can be defined by Hooke’s law. If 
a rectangular sample suffers a normal stress in the x-direction, crx, the unit elongation 
o f the sample is given by [50]
Zx = Eq. 3- 2
where E is the modulus o f  elasticity (Young’s modulus) and ex is the normal strain in 
the x-direction. The lateral strain components can be written as
e  -  anci s  -  - v !Ll Eq 3 - 3
y E  z E  1
where v is Poisson’s ratio.
However, i f  the sample suffers normal stresses in all directions, i.e. crx, a y and crz 
simultaneously, and the strain components are produced by each o f  the three stresses, 
then the stress-strain relationship [50] is
E
£y = ^  K  -  v (a x + <?z )] Eq. 3- 4
£
The relation between shear strain and shear stress is defined by E and v, that is
G  = — ——  Eq. 3- 5
2 ( 1  + v)  4
where G is the shear modulus o f  elasticity. Therefore, y  = — where y is the shear
G
strain.
58
Jarujit Kanatharana
3.2 Finite Element Modeling (FEM)
FEM was first applied to problems o f  stress analysis to calculate a “field quantity” 
[49] on its displacement field, resulting in a calculation o f  the peak values or 
gradients o f the field. However, FEM provides only an approximate value, not the 
solution. Basically, material structures are divided into several elements and each 
element is reconnected at nodes, which are then used to form a set o f  simultaneous 
algebraic equations for entire structures. Figure 3-2 shows a two-dimensional model 
o f a gear tooth element.
Figure 3-2 Two-dimensional model o f  a gear tooth. It is noted that all 
nodes and elements are in the plane o f the paper [49].
After the structure is specified the elements and nodes, parameters e.g. loads, 
material properties, etc., will be identified in a Pre-process step. Thereafter, a Post­
processing step will allow us to manipulate the set o f  equations.
To obtain a correct result, the models must be selected properly for the material 
structure. The models are categorised into one o f  a number o f  models, including the 
bar and beam model, plane model, shell model etc. For most semiconductor 
applications, the plane model is most commonly used since the thickness (y) o f  the 
thin film is much smaller than its length (x) and width (z) as shown in Figure 3-3.
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A y
X
^--'Silicon wafer
Figure 3-3 The general geometry o f the plane model for semiconductor
3.2.1 Plane Stress and Plane Strain
Consider a force which is applied uniformly at the boundary, and which is parallel to 
the plane o f a thin plate as shown in Figure 3-4.
Figure 3-4 The geometiy for plane stress and strain analysis.
The stress components o z, txz and xyz are zero on both faces o f  the plate. Hence, it is 
possible to hypothesise that these components are also zero inside the plate. The 
stress components o f  a x, a y and xxy are only considered in this circumstance and are 
independent o f  z. This is called plane stress.
In contrast, i f  the dimension o f  the sample in the z-direction is very large, and if  it is 
assumed that all cross sections are the same, the displacements u and v are functions 
o f x and y and are independent o f  z. Since the displacement w  is zero, it can be 
written that
applications.
A y
/
/
/
Force, fx
z
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dv ^  dw  
dz dyr yt = — + —  = o
du dw  A _  0  ,
^ = —  + —  = 0 E q .3 -6
dz dx
dw
e_ =  —  =  0  
dz
From Eq. 3-6, o z can be derived in terms o f  a xand a y such that
<JZ - v { a x + G y ) = 0 
trg = v(crx + t r r )
Eq. 3- 7
At this point the plane stress and plane strain problems can be examined by the 
determination o f  a x, a y and Xxy as a function o f  x and y only [50].
By using Hooke’s law in Eq. 3-6, the relation between stress and strain for the plane 
model can be given as
e x = j ( < r x - v a y )
\
E
I _  _  2 ( 1  + v)
G
and
s y = -r{cry -  W xy ) for the plane stress problem Eq. 3- 8
e x = i [ ( l -  v 2) a x -  K 1 + ' ' ) W y ]
1
£y = —[(1 — v “ )<yy -  K* + y ) VC7x ] for the plane strain problem Eq. 3- 9
E
I 2 ( 1  + v)
¥  x y  ^  x y  ~  j- , ^  x v
G E
Since the elastic problem requires the solution o f  certain partial differential 
equations, the numerical method was invented to solve several thousand linear
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algebraic equations simultaneously, and is called Finite Element Modelling (FEM) 
[49].
3,3 Example of Models
There are two examples o f  FEM in this study, i.e. for flip-chip packaging and copper 
metallisation.
3.3.1 FEM of flip-chip process induced stress in a silicon substrate
FEM is used commonly in Integrated Circuit (IC) packaging since it is known as an 
effective method to predict the mechanical situation in multi-component systems 
with complicated material behaviour, geometry and thermal loading patterns during 
and after electronic packaging processes. In this project, the mechanical stress 
induced by solder bump reflow processing has been analysed. However, there are 
few studies relating directly to this process step. Most studies employed FEM to 
simulate the mechanical stress after the IC chip was flipped to contact either organic 
or ceramic substrates with an underfill material rather than solder process itself [51]- 
[54]. However, the geometry, dimensions and boundary conditions used in these 
studies have proved to be useful for this project. In addition, several researchers 
have developed/modified the two-dimensional (2-D) FEM methods in order to 
improve the accuracy o f  modelling. As mentioned above, the thickness o f typical 
electronic packaging structures is smaller than the length and the width o f  the wafer; 
therefore, 2-D plane strain models are commonly employed for modelling the 
thermomechanical behaviour.
Madenci et a l  [51] studied the effect o f  underfill on the mechanical stress using 
special FEM techniques. The thermomechanical stress induced between the 
substrate and die was investigated with and without an underfill material layer. It is 
believed that the underfill layer can reduce the strain in the solder connections 
between the die and the substrate, thus enhancing the thermomechanical reliability o f
fO
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the flip-chip assembly. However, interfacial cracking still remained due to the stress 
intensification at the interface between the substrate and the solder bump, and the die 
and the solder bump as shown in Figure 3-5. Therefore, Madenci et ah aimed to use 
FEM to predict the cracks between material interfaces (dark areas in Fig. 3-5) using 
special techniques for modelling the singular stress behaviour near the material 
junction based on asymptotic expansions. This technique is called a global/local 
finite element analysis. This technique is based on the 2-D theory o f  elasticity and 
often uses the polar co-ordinate system (r, 0). The technique is outlined in Figure 3- 
5.
Figure 3-5 Locations o f  global elements as part o f  the local finite 
element representation in the presence o f  underfill [51].
The effect o f the underfill in flip-chip packaging was also investigated by Wang et  
ah [52] using a non-linear FEM method. Geometric and material nonlinearities were 
considered such as the viscoelastic properties o f the underfill and the viscoplastic 
properties o f  the solder alloys. The thermal residue stresses induced by different 
stress-free temperatures for different materials in a flip-chip assembly were 
simulated using two models: processing and non-processing models. The flip-chip 
processes consist initially o f  bonding the silicon chip onto the substrate at 
temperature Ti and cooling the chip to room temperature T2 , and subsequently,
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dispensing the underfill material under and around all o f  the chip at temperature T2, 
and finally cooling the chip to room temperature TY The model assumed that (a) the 
silicon chip was linearly elastic and temperature independent and (b) the flip-chip 
solder balls (95PbSn and 63PbSn) were elastic-plastic isotropic materials in an initial 
stress state. A two-dimensional plane strain model was used with boundary 
conditions, dimensions and the flip-chip geometry as in Figure 3-6.
7 7 7 7
Figure 3-6 The geometry and boundary conditions o f  flip-chip for the 
FEM study in [52]. It is noted that the scale is in mm.
In the processing model, the analysis was performed following the temperature step 
as described above. In contrast, the thermal stress induced by the first step was 
neglected in the non-processing model. Therefore, T2 was the stress-free temperature 
for the whole package. It was found that the stresses and deflections observed from 
the non-processing model were smaller than those observed in the the processing 
model due to the elimination o f the residual stress from the first step o f  the flip-chip 
process.
Yao and Qu [53] analysed flip-chip packaging using 2-D plane stress quadrilateral 
and 4-node 2-D plane strain elements, and compared these to a 4-node linear 
tetrahedral element in three-dimensional (3-D) FEM. Figure 3-7 illustrates the 
geometry, dimensions and boundary conditions used for the flip-chip sample.
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Figure 3-7 Geometry, dimensions and boundary conditions for the 2-D  
and 3-D FEM study in [53].
It was found that the 2-D result overestimated the stress distribution and the 
deflection o f the flip-chip assembly. However, the 2-D plane stress result was 
reasonably close to the 3-D estimates, which are known to be the most accurate. 
This is similar to the work o f Variyam et a l  [54].
3.3,2 FEM  of Cu M etallisation Induced Stress in Si Substrate in IC Processing
Most o f  the simulation papers for thermal stress studies o f  the copper metallisation in 
IC interconnect investigated the effect o f  the thermal stress in copper thin film. 
However, the results o f those papers can be a guideline to understand the behaviour 
o f  the copper on Si. For instance, Su et al. [59] investigated thermally induced 
stresses for voiding failure in the Cu interconnects using FEM. This stress generated 
via the differences in the CTEs between the metal and the passivation material, 
which can be relieved by the formation o f  stress-induced voids. The model 
considered the stresses in terms o f anisotropic mechanical properties for copper and 
for different crystallographic orientations o f  the grains in the copper interconnect 
lines. The simulation showed that the highest stress concentration is at the 
interconnection/ dielectric interface and at the grain boundaries. It was reported that 
the grain structure o f  the line approaches and reaches the bamboo structure which has 
a single grain boundary along the line width for lines narrower than the grain size as 
the line width decreases as a function o f the number o f voids and as the ratio o f  
central voids to edge voids decreases.
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Nevertheless, the stress analysis o f  the Cu interconnect is not as complicated as that 
of the flip-chip process. Many papers have examined the stress in Si due to other 
thin film materials.
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CHAPTER 4 MICRO-RAMAN SPECTROSCOPY
Researchers have been using a variety o f  techniques to observe material and device 
behaviour in microelectronics. Vibrational spectroscopic characterization is one o f  
these techniques since the effect o f  external factors can alter the material vibrational 
and electronic spectra.
Raman spectroscopy is one o f  the aforementioned vibrational techniques, involving 
the scattering o f  electromagnetic radiation by optical phonons in solids and 
molecular vibrations [60]. The scattering o f  light by solid interactions can be 
categorised as elastic (Rayleigh scattering) and inelastic (Raman scattering). The 
former is observed when the scattered light is o f  the same frequency as the incident 
light, whereas the inelastic scattering is observed at a different frequency, and 
constitutes what is known as a Raman spectrum [62]. In this report, only inelastic 
scattering is emphasized.
The inelastic scattering mechanism was postulated by Brillouin (1922) and Smekal 
(1923) [62]. However, the first experimental inelastic (Raman) scattering was 
obtained by Raman and Krishnan in 1928 [63]. Subsequently, a laser source was 
used for Raman spectroscopy by Porto and Wood (1962) [62]. Since then, many 
research scientists have used Raman spectroscopy in many fields, e.g. chemistry, 
physics and semiconductor devices.
4.1 The Raman Scattering Mechanism
As mentioned above, Raman scattering results from the interactions o f  the 
vibrational and/or rotational motions with electromagnetic radiation, in modem  
systems, the interaction o f  the molecular vibrations with the laser excitation produces 
the Raman spectrum. An idealised scattering experiment is illustrated in Figure 4-1.
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The incident beam from the laser source passes through a sample with volume V and 
is scattered in all directions. A  detector is set up to investigate the beam scattered at 
angle <p to the incident beam in the sample volume o f V. The tolerable range o f  the 
detector is limited to a small solid angle dQ by the lens. The intensity outside the 
sample o f the incident and scattered beams are labelled and , respectively,
corresponding to the scattering angle <J>, and the intensities are Ii and Is inside the 
scattering sample [64].
Using the laser as a light source, the laser frequency is regarded as monochromatic 
with a single angular frequency too and a magnitude o f  the propagation vector, ko- 
The interaction o f the matter with the electromagnetic radiation, which is produced 
by a laser in this case, can be analysed in terms o f  an energy-transfer mechanism 
[62]. In the scattering mechanism, at least two quanta moving simultaneously must 
be involved in the light-matter system. Rayleigh scattering takes place when a 
quantum o f light energy is generated at the same time that the incident light is 
annihilated. Hence, the molecule is unchanged by this process. On the other hand, 
inelastic scattering occurs when the photon energy is less or more energetic than the
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annihilated incident light. Consequently, the scattered light is obtained at a 
frequency either lower or a higher than that o f  the incident light, called Stokes and 
Anti-Stokes Raman scattering, respectively. The scattering spectra o f  these three 
mechanisms are depicted in Figure 4-2,
RAYLEIGH
Figure 4-2 Molecular vibrations in the sample at frequency o>s [62].
From Fig. 4-2, the laser excitation at frequency a>o is visible as the relatively strong 
Rayleigh line and the Raman lines are a result o f  the inelastic scattering by the 
molecular vibration o f frequencies ±cos. The scattering frequency is defined by a 
conservation law as [60]
co = o)0~ ms Eq. 4 -1
In Stokes Raman scattering, the scattered photon is associated with an energy gain 
hco by the sample where co ~  ©o - cos- On the other hand, the sample loses energy hco 
for each scattered photon in the anti-Stokes Raman scattering where © = cos - co0.
In addition, the scattering wavevector is given [60] as
k -  k 0 ~ k s Eq. 4- 2
For the inelastic scattering process, the conservation o f energy and momentum must 
be balanced. To consider these conservation laws, the elementary excitations are
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denoted by the wavevector q, called the crystal momentum. In the first-order 
processes, a single elementary excitation is taken into account; therefore, the 
scattering wavevector is equal to the excitation wavevector:
k = q
and the conservation o f energy is
co = coq.
Eq. 4- 3
Eq. 4- 4
In higher order scattering, the frequency co is a sum o f the frequencies o f two or 
more quanta for which the total wavevector = k [60], which can be written as
Eq. 4- 5
In the inelastic scattering process, the magnitude and orientation o f the wavevector 
are examined by the geometry o f  the experimental set-up. Three standard 
arrangements for the propagation o f  the incident and scattered beams can be obtained 
as illustrated in Figure 4-3.
w  e * 0 ‘
0 *  90°
ko
Figure 4-3
0 «  180<
The scattering process and their geometries [60] given Eq. 4- 
2 and Eq. 4-3, q = k 0 -  k s .
The smallest wavevector is in the forward geometry (0« 0°) and the magnitude o f  the 
scattering wavevector is
K in | = t«<»o -  nw s] !c  Eq. 4- 6
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and the largest wavevector is in the backscattering geometry (0 «  180°), the scattering 
wavevector being
The most common practice in micro-Raman scattering is to use the largest 
wavevector, which is in the backscattering geometry.
4.2 Electromagnetic Radiation and Classical Light Scattering
M axwell’s equations, which describe the behaviour o f  the electric and magnetic 
fields in space and time, are used in the analysis o f  the scattering phenomena. It is 
assumed that a plane-polarised homogeneous medium exists in this case. The 
electric vector, E, is parallel to the X  axis, and the magnetic vector, H, is directed 
along the Y axis. Thus, similar to the Poynting vector discussion in Chapter 2, the 
direction o f  the propagation o f  the wave (Poynting vector, S) is in the Z direction 
[62]. The electric field (E) in the crystal at position r is given as 
E* = E® exp[-»(k 0 • r -  &0t)] Eq. 4- 8
where ko is the magnitude o f the wavevector, t is time, Ex is the electric field in the 
X-direction and E°x is the amplitude o f  the wave in the X-direction.
The excitation o f  the crystal corresponding to the inelastic light scattering is given by 
a space- and time-dependent amplitude, i.e. the lattice vibration. The vibration 
amplitude at position r is given [63] as
where Qj is the normal coordinate o f  the vibration, qj is the wavevector o f  the lattice 
wave at any possible vibration j o f  the lattice. This quantised lattice vibration is 
called a normal mode or p h o n o n , which can cause a variation in the electrical 
susceptibility o f the crystal and provide for Raman scattering.
= [* « * ,+ « 0 , ] / c Eq. 4- 7
Q j = Q j exp[±»(qy • r -  ©/)] Eq. 4- 9
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When the molecule is polarised by the electric field described by Eq. 4-8 o f  the laser 
light with a frequency ©o in a crystal with direction ko, a fluctuating electric moment 
is established in the scattering medium by the simultaneous action o f  the incident 
beam and the elementary excitations o f  the solid, thus creating Stokes and anti- 
Stokes radiation [60]. The electric moment per unit volume, i.e. polarisation P, o f  
the electric field (E) is defined as [62]
P = £0*E Eq. 4 -1 0
where % is the first-order or linear susceptibility tensor o f  the medium and e0 is the 
permittivity in free space.
Thus, the susceptibility, which may be variable due to the lattice vibration, can be 
written in terms o f these vibrations and expanded in a Taylor series [62] as
/  Ä \  r
Z  = Zo +
ÔQ,\  / 0
Qj +
[dQ jdQ t
Eq. 4-11
It is noted that the higher terms can be neglected for small atomic displacements. 
Thus, eq. 4-10 can be given as [62]
P = s oXo ■ K  expH(k0 • r -  oj,J) +
dQj
Qj expDOo ± fflJ.> ]exp [-/(k 0 ± q; ) • r].
/o
Eq, 4- 12
In Eq. 4-12, the first term s 0%0 • ex p [-/(k 0 - r -  a>{/ )  represents the oscillation o f
the induced moment at the frequency coo o f  the incident light, resulting in Rayleigh 
scattering. The induced moments which are produced at frequencies ©o-coj lead to 
Stokes and at coo+fôj to Anti-Stokes first-order Raman scatterings, and this scattered 
light is propagated in the directions ko-qj and ko+qj, respectively [64]. It is noted 
that at temperatures near zero, the Stokes scattering predominates and the anti-Stokes 
scattering vanishes [6 6 ].
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From Eq. 4-12, it is clear that the Raman spectrum is dependent on the orientation o f  
the crystallographic axes with respect to the vibrational direction and polarisation o f  
molecular coordinates, Qj [65].
To understand the Raman intensity, the polarisation o f  the Raman scattered light for 
an atom i at position u from Eq. 4-11 can be written as
XyiM) = Xy(0) + Y,Xy.fQf  Eq 4 - 13
f
where tensor Xij is the electronic susceptibility as a function o f the frequency coo o f  
the system.
The scattering cross-section o  can be related to the scattered intensity (Is) and 
average energy per second from the vibrating dipole or average power (O) as
O
a  -  —  Eq. 4 -14
Thus, the differential cross-section (drr/dO) as a solid angle is given as [69] 
d a  d ® /d Q
d a  i s
Eq. 4 -15
Alternatively, the differential cross-section can be defined as [69] 
d a  <»0 V 2
£ 1  c 4 l L es>X.jeQj
Eq. 4 -16
where V is the volume o f the scattering medium, and eo and es are unit polarisation 
vectors for the incident and scattered light, respectively. The susceptibility Xij 
depends on the electronic structure o f  the system, which alters the vibration. The 
light scattering due to the phonon-induced change in susceptibility is known as 
Raman scattering.
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By substituting the susceptibility Xij from Eq. 4-13 into Eq. 4-16 and using the 
quantum theory o f  the harmonic oscillator for the thermal average a Raman 
differential cross-section was given by Placzek [69] as
where the Raman shift
nr =  [exp(ha)f  /  kBT )  - 1] " 1 = Bose-Einstein phonon occupation probability 
for mode f
term [ (nf  + 1  )5{a> -  cof ) ] represents Stoke scattering (phonon generation) 
term [n f S(co + cof )]  represents anti-Stokes scattering (phonon annihilation) 
term (co0 - c o f f  -  cos ' = the scattering frequency term.
Eq. 4-17 is correct when a>f  «  «  E g( d i r ) / f t y where Eg(dir) is the
semiconductor direct bandgap.
In the case o f  a three-fold degenerate zone-centre for optical phonons in diamond and 
zincblende semiconductors, the electronic susceptibility Xij can be defined as [69]
lattice constant,
Rij,f = the Raman tensor which is a volume-independent quantity,
j l i  = the reduced mass o f the unit cell,
N  =  the number o f scattering particles in volume v c.
Placzek [69] introduced a Raman cross-section per unit volume (dS/dQdco) term 
defined as a scattering efficiency. Therefore, Eq. 4-17 can be re-written as [69]
2
dQdo) 2 c 4 f  cof  °}f  v
Eq. 4 -1 7
Eq. 4 -1 8
where u0 =  the volume o f  the unit cell for diamond o c = a3/4, where a is the
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dS
t — T  E  — {nf +X)8{o)~o)f)+nf 8(<i> + wf ) \  
(K ldco 2 juvcc  kr^ ytZ a>f r * j
Eq. 4- 19
where k ==x?y,z is labelled as one o f  the three degenerate modes.
According to  Placzek’s semi-classical dispersion theoiy [65], the intensity o f  the 
scattered light is given as
l s = C Y } e , ^ r es \2 Eq. 4- 20
j
where C is a constant, e0 and e s are the polarisation vectors o f  the incident and 
scattered light, respectively, and Rj is the Raman tensor o f  phonon j which is 
obtained from spatial symmetry o f  the crystal, characterised by the point group 
comprising o f  the rotations and reflections, which leave the crystal invariant.
To analyse the Raman spectrum, the number o f  Raman active modes must be 
identified by the crystal structure, i.e. the space group and the nature o f  the 
irreducible representations (T) o f  the zero-centre phonons (q«0) in the unit cell, 
which is appropriate to the excitation o f  the scattering light. For example, silicon 
crystallises in the diamond structure with space group Oh. There are eight equivalent 
atoms in the unit cell (non-primitive).
Silicon has three Raman tensors in the crystal system where x = [100], y — [010] and 
z ~  [0 0 1 ] given by
r 0 0 0 ^ " 0 0 d ' r0 d 0 >
0 0 d ,R y = 0 0 0 a n d  R z = d 0 0
, 0
d J 0 °J 0 V
where d indicates the non-zero component in the matrix position ij.
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From Eq. 4-21, the Raman tensors correspond to phonon eigenvectors along the x-, 
y- and z- axes, respectively [69]. Hence, it also can be written for a polarisation 
along a given h-direction as [69]
*A = 'L v x j .H x  Eq. 4- 22
A=x,y,z
where is the Xth component o f  a unit vector (eigenvector) in the h-direction.
Eq. 4-22 is applied in the case o f  polar semiconductors, for which the three zone 
centre modes are split into two transverse optic modes (TO) and one single 
longitudinal (LO) mode. If no strain is present, these three peaks have the same 
frequency. However, due to the polarisation rule in Eq. 4-22, only the LO peak is 
visible when measuring in backscattering mode along the (001) surface o f Si and 
only one o f the TO peaks is obtained when observing in backscattering along the
( 1 1 0 )  and ( 1 1 0 )  surfaces o f  the Si [71]. Details will be given later in the next 
section.
4.3 Raman Scattering in Semiconductors
Micro-Raman spectroscopy has been used to characterise semiconductor materials 
since their electronic and vibrational properties are reproducible. The 
characterisation can be performed without contacting or damaging the sample, which 
is very useful for microelectronic devices. The Raman technique can be used to 
examine crystalline orientation, doping level, stress, etc. in the semiconductor device. 
In this study, micro-Raman spectroscopy was employed to evaluate the flip-chip 
solder bump and the copper metallisation induced stress in Si substrates in IC 
processing. Table 4.2 is an outline o f the electronic and vibrational properties o f  
cubic semiconductors at room temperature.
7 6
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Table 4- 1 The structural, electronic and vibrational properties o f  some 
cubic semiconductors at room temperature [69]
M aterial Lattice
param eter (Á)
Indirect gap
(eV)
Direct gap
(eV)
©LO
(c m 1)
COTO
(c m 1)
Diamond 3.56683 5.4 6.5 1332
Si 3.43086 1.12 4.25 521
Ge 5.65 0.66 0.81 303
GaAs 5.6534 - 1.429 292 269
Note; Table 4-1 illustrates the frequencies o f  longitudinal ( © l o )  and transverse ( © t o )  
optic phonons at q = 0 .
Tn this study, micro-Raman spectroscopy was used particularly for stress gradient 
measurements in semiconductor devices. Thus, the characterisation o f  the stress 
using micro-Raman spectroscopy is emphasised below.
4.4 Stress Measurement using Micro-Raman Spectroscopy
It is well known that stress generated in the crystal can change the equilibrium 
position o f  the atoms. The phonon frequencies associated with the distorted crystal 
can be calculated from the force constants o f  the crystal between the perfect and 
distorted parts. In the case o f  small strains, it is assumed that the difference o f  the 
force constant (AO) and strains is linear, and the frequencies o f  the three optical 
modes (k = 0) can be solved by [70]
Z * V 7 / » = ® 2 »7«, «,>9 = 1 - 3  E q .4 -23
where rja are Cartesian coordinates o f  the eigenvectors, © is the Raman modes’ 
frequency in the presence o f  the stress, and Kap are elements o f  the force constant 
tensor which can be related to the strain tensor by
K ap -  C  + > C  -  So, Eq. 4- 24
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where coo is the Raman frequency o f  the unstrained crystal, s vu are elements o f  the 
strain tensor s, and 5ap is the Kronecker delta function. For Silicon, the symmetrical 
tensor K(e) has only three independent elements:
]^i£) _  K( 0  — — n
' M i l l  “  2222 “  3333 ~
K [e)122
•(*)
1133 -  A  2233 “  H ’ Eq. 4- 25
1212 1313 ~  2323 —  * '
where p, q and r are constants, the so-called phonon deformation potentials, and e}] 
are the strain tensor components.
Combining Eq. 4-23 -  4-25, the secular equation, which is defined in terms o f the 
reference axis system, where x = [1 0 0], y = [0 1 0] and z = [0 0 1] is formed [65].
p£\  j + ^ ( ^ 2 2  ^ 3^3 ) ^
2re \2 
I r e
I r e 12
p e 22 + q ( s }) + s n ) - X
i r e
I r e
13
23
13 2  r e 23
= 0
Eq. 4- 26
The eigenvalues Xj in Eq. 4-26 can be related to the difference between the Raman 
frequency o f each mode in the presence o f  stress (coj) (j = 1,2,3) and the absence o f  
stress (cojo) that A,j = <x>j2 - ©jo2 or AcOj = ©j - ©jo«  A,j / 2coj0. The polarisation direction 
of each mode in the presence o f  stress is defined by the secular equation and its 
eigenvectors. The Raman frequency o f each o f  the three modes as a function o f  the 
strain can also be solved using the above secular equation (Eq. 4-26).
j
However, microelectronics structures are typically oriented along a [1 1 0] axis on 
the ( 0  0  1 ) surface o f  the silicon wafer, where x ’ =  [ 1  1 0 ], y 5 =  [ 1 1 0  ] and z 5 =  [ 0  0  
1], the so-called sample axes system. The direction o f  the sample axes system is 
shown in Figure 4-4.
7R
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z \ [ 0  0 1 ]
/
y', no]
► x 9, [ 1  1 0 ]
Figure 4-4 The direction o f the sample along the cross section o f  the 
sample. It is noted that cth’ is the uniaxial stress along the 
x ’-axis.
To find the secular equation for a sample axes system, the elements o f  the force 
constant tensors in Eq. 4-24 can be written as [70]
K'af = C  + Z . K ' l  = Eq. 4- 27
W
By rotating the tensor K(s) into the sample system, the results are [70]
1111 — ^  2222 ~  F  ^  3333 —
j^ *(c) „  n \ jr^ t(r) _  ^
iV 1122 ~  H  > /V 1133 ~  ^  2233 ~  jf *
-  P ~~ $ r  fC'(s) -  K ' i£) - r
1212 ~  2  5 1313 — ^  2323 ” ^*
Eq. 4- 28
U t « /> + <7where p  ~ —— -  + r, q - - — Eq. 4- 29
Thus, the sccular equation in the sample axes system is given by [70]
p  € j j +g € 22 +#£’ 33 A (p  q )e  12
{p-qy  12 p'e'22+ ^ V +q'e'u-A
2  re'  
2 re '
13
23
2 re' 2 re' 23
= 0
Eq. 4- 30
To solve the Raman shift-stress relationship from the secular equation, two stress 
models are considered: uniaxial stress and plane stress.
7Q
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4.4.1 Uniaxial Stress Model
Firstly, the uniaxial stress model is given. It is assumed that only o 9\\ *  0 [70]. The 
solution is divided into the reference and sample axes systems.
(a) Solution in the Reference System
In the absence o f  stress, the Raman tensors and corresponding polarisation vectors 
for the three optical modes o f Si are
r0 0 (P
TO, - * / * , = 0 0 d 5
d °J
0 d ' 'v
TO 2 —^  &2 ~ 0 0 0 , an d
u 0 0 /
' 0 d O'
l o ~ > r 3 = d 0 0
0
s
0 oj
vi= (1 0 0), V2 = (0 1 0) and v 3 =  (0 0 1) Eq. 4- 32
In the presence o f stress, the secular equation in Eq. 4-26 has to be solved. De W olf 
and her co-workers have a very good explanation in Ref. 10. The summaries o f  the 
Raman shift and stress relationships are given in this report. It must be remembered 
that the secular equation in Eq. 4-26 is in the reference axes system where x or 1 =[1 
0 0], y or 2=[0 1 0] and z or 3=[0 0 1].
From Hooke’s law in the sample axes system,
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r ' _ f ^ n +1^ 12 j 4^4 N
11 " I  2 4
SJL 
4
1^15
g22 -
S n + S n SM '
11 ’ Eq. 4- 33
i fr '
^12 = 2^3 = 1^3 = ^
where the Sy are the elements o f  the compliance tensor S  in the reference axes 
system. Subsequently, the strain tensor is rotated into the reference axes system. 
Hence,
r  P _  gJJ + g 22 
b \ \  ~  b 22 ~  2
g33 = g33’ Eq. 4- 34
— gn g 22
’ 12
g23 ~ g13 ~
Substituting these strain tensors (Eq. 4-34) into the secular equation (Eq. 4-26), the 
eigenvalues in the reference axes system can be obtained as
\  = p'e'u+q'¿22+ qe'v’ 
^ 2 = 9 £]\ + P  S22 + *7^ 33’
a?  =  q g n  ^  q £ 22 ^  p £33*
Eq. 4- 35
Then, their corresponding eigenvectors are
1 ( 1  1 0 ),
&
V3 , = ( 0 0 1 ),
Eq. 4- 36
where the subscript “st” indicates that the eigenvectors in E q 4-36 are in the 
presence o f stress. From the Raman tensor in the absence o f  stress in Eq. 4-31,
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R h = ^ v XhR x . The Raman tensor from the eigenvector in Eq. 4-36 can be
X = x ,y ,z
calculated from >
= E  R * E<1- 4- 3 7
k=x,y,z d V i 5 t
Thus, the results are
R '~st = 7 F
\ a  a  v j  \ a  —a \)j \ v  u
Eq. 4- 38
From the backscattering configuration, if  light is scattered along the z-axis or (0 0 1) 
surface, only the z-polarised phonon (R3 St) or the LO peak can be observed [65]. 
This is seen from Eq. 4-20.
Thus, the Raman shift-stress relationship can be written as
r0 0 d ) 1 ' 0 0  d  ] ' 0 d 0 "
0 0 d D _
’ 2- si V2
0 0  - d , a n d  R 3 sI = d 0 0
u d oj [ d - d  0 , v° 0 0 ,
A - taOS'ii + ^ 12)
-  -1 .93  x 1 O'9 cr, .
Eq. 4- 39
where Sn =  7.68 x 10‘2 P a 1, S J2 -  -2.14 x 10'w P a 1, S44 = 12.7 x 10'u P a 1, p  =  - 
1.43coo2, q = - 1,89o)o2 and r  = -0.59fi>o2 [65].
If the scattering occurs along the ( 1 1 0 )  or x- axis, only the x-polarised phonon 
(Ri_st) or the TO peak is visible. Similar to the x-axis case, if  the scattering takes 
place along the ( 1 1  0  ) or y- axis, only the y-polarised phonon (R2 st) or TO peak is 
visible.
12 r»_-l ■12
Therefore, the eigenvalues o f  X\ and A,2 are activated and the Raman shift-stress 
relationship can be written as
8?.
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“  2  1 ^  ^12 ) #0^11 ^ 1 2  ) ^  r &44 ]°*11 / ^ CQq
— -2.675 x 10 '9 a u
(b) So lu tion  in  th e  sam ple  axes system
The Raman tensors in the sample axes system obtained by a tensor rotation are given 
by [70]
K' - H
0 0 d )  
0 0 d  
d  d  0
R' - _ L
2 4 i
0 0 d 
0 0 - d  
d  - d  0
a n d  R ’3 =
f Q d  0Ï 
d  0 0 
0 0 0
Eq. 4- 40
The Raman tensors in Eq. 4-40 are the same as those in Eq. 4-38. Thus, their 
eigenvalues and eigenvectors are also the same as illustrated in Eqs. 4-35 and 4-36. 
For backscattering along the z ’-axis, only the peak o f  R ’3 is visible. Therefore, the 
Raman shift-stress relationship is also equivalent to that in Eq. 4-39.
4.4.2 Line Force Model
To evaluate the stress involved in microelectronics applications, the shear stress and 
the stress in the z ’ direction cannot be neglected. For the sake o f  simplicity we 
assume that the stress can be explained with the edge force model o f  Hu [72]. The 
effect o f  the film on the substrate is described in terms o f  a line force (F). This force 
originates at the film edge and acts parallel to the surface o f the film as shown in 
Figure 4-5.
Jarujit Kanatharana
z \  [ 0  0  1 ]
► x ’ , r i  l[1 1 0 ]
Figure 4-5 The direction coordinates o f  the sample along its cross 
section, where F is the force at the edge o f  the film [70].
The magnitude o f  the force is | F | =  Ofiimdf,im, where dfiim is the thickness o f  the film 
and CTfiim is the stress in the film. For a line with a width w  and the plane stress 
assumption, the stress in the substrate is given by [70]
2 F , jc'3 ( x ' - w y
<T" . CT'iV n  ( (x '2 + z ’2 ) 2 [(x'-w ) 2 +  z ' 2 ] 2 X
_ 2 F _ a , x' (x'-w)
33 z 'z ' _  V.„'2,_(2\2 r / . . i  ...\2 , _l2l2n  (x u + zu Y  [ & - w y + z “ T
-T> 2 F  - '(  X'2 ( X ~ W ) 2  -
13 x'2‘ it (x,2+z '2)2 [(x'-w)2 + z '2 ]2
The other components are zero.
), Eq. 4-41
(a) S o lu tio n  in  th e  re ference  system
The stress components from the edge force model systems are given by [73]
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Similar to the uniaxial model, the strain tensor elements in the reference system need 
to be calculated using Hooke’s law resulting in [70]
^ 1 1  + ^ 1 2  t $44
2 4
<Jn +^12^33 >
^ 2 2  ~ cru + S n <j'33 *
S u + S n  S  44 
2 4
g 33 =  ^ 1 2 ^ 1 1  1 ^  33 >
= g 23 =
i 4^4 i 
~  ~~2 ^ 3
Rotating to the crystal axes system gives
£  \ \ + £  22 
£ \\ ~  £22 ~~ 2  ’
Eq. 4- 43
g 12 “
* l l " g 22
Eq. 4- 44
g 33 “  S  33 >
g 13 ■" g 23 — ^  £  13
and the secular equation (Eq. 4-26) can be written as [70]
p e u + q (e u + ^ 33) A Ire,12
2  re] 
I r e ,
12 P £22 ^ ?(g33 ^^ll) ^
13 2 r£13
2^13
2 r£ ,3
^ 3 3 + ^ , , + ^ - y l
= 0
Eq. 4 -45
From Eq. 4-45, none o f  the elements o f  the secular matrix become zero. Therefore, 
three different eigenvalues and corresponding eigenvectors can be given. From the 
eigenvalues Xu X2 and X3, which are similar to the uniaxial stress in Eq. 4-35, the 
rotation must be made to be compatible with the sample axes system. Thus, the 
solution will be the same as in the sample system, which will be given in (b) below.
(b) S o lu tio n  in  th e  sam ple  system
Using the strain components in Eq. 4-43, the eigenvalues and eigenvectors become
8 5
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p'e'u+q'e'22 +(ie' 33 0 r^e\z
0 P 's '22 +<ls ' 31+q' s ' 0
2re'n 0  pe'n +q(s'n+e'n ) - /
From Eq, 4-46, the eigenvalue o f  X ’2 can be obtained from 
q 'e 'u + p 'e \ 2+ q e 's3- A  = 0
Substituting Eq. 4-47 into Eq. 4-46, the eigenvalue can be written as [70]
A 2 ~  (P  + +  ^ 1 2 ) 2  33 ] +  ^ (^12Cr ) 2  U
The other two eigenvalues are then given by [70]
X  + Y  + , J ( X - Y ) 2 + 4 Z 2
A >-  i  ’
„  _ X  + Y - J ( ( X - Y ) 2+4Z2
2
where X  — p  s   ^ s  2 2 " ?^  ^33 5 ^  ~  P £  33 " ^ 7 22 — 'It s
and the corresponding eigenvectors, v ’j_st, in the sample system are
^  s, = - A = ( Q ,  0 , 1),
■  W +1
V2 „ = (0 ,1 ,0 ),
y '3 si = ~t^ ( L , o, i ),- Vz,2+ 1
~  X - Y  + J ( X - Y ) 2 + 4Z2
where Q = ------------^ -------- ------------ and
22
r _ X - Y - 4 ( X - V ) 2 + 4 Z 2
ij - ‘
2 Z
R6
Eq. 4- 46
Eq. 4- 47
Eq. 4- 48
Eq. 4- 49
Eq. 4- 50
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From Eq. 4-50 and Eq. 4-21, the Raman tensors in the presence o f  stress can be 
written as [70]
« x  , =
* 3  -  =
1 d
0 Qd)
0
KQd
- d
""N.  
O 
Oa/£ 2+ i
U
0
0^ 0 0 '
0 0 - d »
,0 - d 0 ;
1
e d 0 Ld>
0 ■- d 0
0 ,
V i2+1
u
0
Eq. 4-51
In case o f absence stress, L  becomes infinity and Q  becomes zero. Thus, the R ’i st 
represent the stress-free Raman tensors in the sample system as described in Eq. 4- 
40. There are two cases for the backscattering configuration, i.e. backscattering 
along the z ’ axis and along the y ’ axis, respectively. When the backscattering is 
along the z ’ axis and the polarizations o f  the incident light and scattered light are
parallel to the width o f  the lines, i.e. eo =  ( 1  1 0 ) and es =  ( 1 1 0  ), the intensities o f  the 
three modes which can be calculated using Eq. 4-20 are given by [70]
j 2 j 2
I \  = — ,----- , 7 *2 = 0  a n d  ----- E q .4 -5 2
1 e 2+ r  2 3 l2+i 4
This implies that either / ’i or 1 3  is visible depending on the Q and L values.
When the backscattering is along the y ’ axis and the polarizations o f the incident 
light and scattered light are parallel to the z ’ axis, i.e. eo =  ( 0  0  1 ) and es = ( 0  0 1  ), 
I \  = I \  -  0 . Only 1*2 can be observed.
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4,5 Micro-Raman Spectroscopic Instrumentation
In the early stage o f Raman spectroscopy, mercury arcs were used as light sources. 
In the 1960s, the light source was usually upgraded to a laser, which dramatically 
developed the performance of the Raman system [64] since the laser provides an 
intense monochromatic, highly collimated, highly polarised beam of light. It is noted 
that only the components, which are used in our micro-Raman spectroscopy, are 
mentioned. Generally, Raman and micro-Raman spectrometers consist o f the light 
source, sample device, dispersion system and detector, which will be described later 
in this chapter. However, the most important factors for a micro-Raman system are:
(a) Quality and focusing o f the incident light on the sample,
(b) The collection of the scattered light with a wide angle o f collection and 
minimum aberration,
(c) Optimised optical coupling o f the observed microvolume of the sample to the 
detector via the spectrograph,
(d) Efficient filter for stray light due to the diffuse reflection o f the excitation 
radiation,
(e) High resolution o f  the detector.
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Fundamentally, the experimental set-up o f a micro-Raman system is illustrated in 
Figure 4-6.
C onfocal hole
4.5.1 Laser
Figure 4-7 represents an energy-level diagram for a set o f atomic energy levels. If  an 
atom is in an excited state 2 at some time, there is a finite probability per unit time, 
N2(t), that it will travel to state 1 and emit radiation with a photon energy hv = E 2-E 1 
where v = cd/2ti.
_____________________  4
--------------------------------  3
Figure 4-7 Diagram o f energy levels for a generic atom [64].
«0
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Without the stimulus o f external radiation, this process is called spontaneous 
emission [64], which can be modelled by the following equation
d N 2(t)
d t
—  ^ 2 1 ^ 2  W Eq. 4- 53
where A2i is the spontaneous transition rate.
This emission has a finite width and its line-shape function is denoted by g(v). If  the 
emission is considered to be a damped harmonic oscillator, g(v) is defined by a 
normalised Lorentzian line-shape function. This line-shape function broadening is 
important for materials characterisation since it is individual for emitting atoms. For 
example, the imperfections o f the crystal and the lattice environment can affect the 
emitted frequencies and thus contribute to the line broadening. However, atoms in a 
gas move with different velocities and the broadening of spectra lines is hence 
inhomogeneous. The line-shape due to this effect is Gaussian [64].
In this study, a gas laser is used as the excitation source for Raman spectroscopy. An 
example o f a four-level energy diagram o f a laser system is depicted in Figure 4-8 
[64].
Laser light
1
Figure 4-8 A diagram represents a four-level laser system. Level 3 is 
normally broad for a solid and sharp for a gas [64] .
Jarujìt Kanatharana
In general, atoms are excited into the pump level, which is level 3 in this schematic 
(Fig. 4-8). The atoms at this pump level is usually populated via collisions with 
electrons in an electric discharge. Atoms raised into the upper state o f the pump 
level may be excited to higher level or decay directly to the ground state or decay to 
level 2. The transition o f atoms from level 2 to level 1 creates the laser light.
For the Argon-ion (Ar+) laser, it produces an intense laser output from the blue 
(488.0 nm) to the green (514.5 nm). This laser is commonly used in a study o f light 
scattering. The energy levels associated with the operation of this system is 
illustrated in Figure 4-9 [64].
Laser
35
30
25
20
15
10
5
0
—Ar+ 3p4 4s
transitions j  j Ar+ 3p4 4p
Radiative deca^ 
inU.V.
Collisions with walls
Electron
Collisions
Ar+ 3p5 
(Ground level)
Electron
Collisions
Ar 3p (Ground level)
Figure 4-9 Configurations related to laser action in the Ar* laser [64]. 
Table 4-2 indicates some of the transitions and relative intensities o f the Ar+ laser.
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Table 4- 2 Examples o f transitions and relative intensities for the Ar+- 
laser lines [64].
Wavelength (nm) Transition Relative Intensity
488.0 4p2d°5/2<->4s2p3/2 Strong
496.5 4p2d°3/2<->4sZpi/2 Moderate
514.5 4p4d°5/2^4s2p3/2 Strong
4.5.2 Sample System
When a laser beam is focused on the sample by an objective with a high numerical 
aperture, the diameter o f the focal region is determined by the diffraction limit and 
the wavelength o f the laser source. Typical micro-Raman spectrometers use single 
and wide-aperture objective in the 180° or backscattering geometry. In this case, a 
beamsplitter is necessary to illuminate the sample with the laser beam coaxially, 
through the objective, and to transmit the backscattered radiation toward the 
spectrograph. The sample system is illustrated in Figure 4-10.
Photodetector
“Confocal hole
Laser beam
Figure 4-10
Microscope 
_ _ _ _  objective
^  1 ^ ^ S a m p l e
I
The sample system in micro-Raman spectroscopy [62]
Using the microscope objective, the nature o f the cone of focused light is determined 
by the numerical aperture (N.A.), which is given as [62]
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N .A . = nsm O  Eq. 4- 54
where n  is the refractive index o f  the medium between the sample and the lens and 0 
is the semi-angle o f  the cone for an axial objective point. Using typical commercial 
objectives, maximum semi-angles o f  approx. 72° are achievable yielding a N.A. «  95 
in air [62].
4.5.3 Confocal Hole
The objective o f  the confocal hole is to improve the contrast and the spatial 
resolution when the point source is focused into the sample. Basically, the confocal 
configuration is installed in the micro-Raman system both before and after the 
sample system as shown in Figure 4-11.
Figure 4-11 Basic diagram o f the micro-Raman spectrometer equipped 
with the confocal diaphragms [62].
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Figure 4-11 is a diagram o f  a commercial micro-Raman spectrometer [62]. Firstly, 
the laser beam is filtered by a confocal hole Di to remove diffraction and speckle 
noise. Subsequently, the focused and clean source is passed through the sample. 
The scattered Raman radiation is collected by a wide-aperture objective and focused 
on a confocal hole D2. The focused source and the scattered Raman beam can 
employ the same sample objective in the backscattering geometry by using the 
beamsplitter. The confocal hole D2 is used to get rid o f  any radiation which does not 
come from the sample region. Finally, the scattered Raman radiation from the 
measured region is transmitted to the spectrograph and detector. The spatial filters 
for both incident and scattered beams are used to eliminate stray light from the out- 
of-focus regions o f  the sample. These spatial filters are very useful for the scattered 
beam in order to attenuate the Rayleigh radiation, which is approx. 109 more intense 
than the weak Raman scattered light.
4.5.4 Filtering system
Several pre-filters are used in commercial micro-Raman systems. These include 
holographic notch filters, dielectric edge filters and multi-stage spectrometers [67].
• Holographic Notch Filter
This notch filter eliminates a narrow band o f light, whereas the light outside o f  the 
band eradication region can pass though the filter. This kind o f filter is created by 
exposing a photosensitive material to interfering laser beams, which generates a 
periodic modulation in the refractive index. This modulation can diffract the 
Rayleigh scattering light, e.g. the laser wavelength Xo, away and transmit the 
adjacent wavelength [67]. The ideal notch filter is illustrated in Figure 4-12 [68].
Q4
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Figure 4-12 The spectral response o f an ideal notch filter [68].
• Pre-monochromator Rayleigh Rejection
The pre-monochromator is widely employed as an optical pre-filtering system in 
Raman systems. Usually, a set o f  monochromators is composed o f one grating and 
two mirrors. A disadvantage o f  this filter is the low light throughput, i.e. only 30- 
50% light throughput for a single monochromator [62].
4.5.5 Spectrometer or Spectrograph
The scattered light collected by the objective o f  a micro-Raman spectrometer is 
analysed by the spectrometric system. The detected light intensity as a function o f  
the wavenumber is recorded as a spectrum. There are two kinds o f  spectrographs: 
dispersive and non-dispersive systems.
For the non-dispersive system, the scattered light is separated into its component 
frequencies before passing through the spatial filters. An interferometer is an 
example o f  this kind o f  spectrograph [68].
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The dispersive system is comprised o f  a series o f  monochromatic images. This 
spectrograph, which scans the grating angle to pass different wavelength regions 
across a slit, uses a single channel detector. For a high precision Raman system, 
multi-channel detectors can be employed [67]. The scattered light is dispersed as a 
function o f wavenumber. The results are then displayed in form o f a real image o f  
the spectrum [68],
4.5.6 Photoelectric Detectors
A photoelectric detector is utilised for many commercial micro-Raman systems. The 
photoelectric detector is divided into two types: single- and multi-channel detectors.
• Single-channel detectors
Examples o f  single-channel detectors are photomultiplier tubes {PMTs) and solid- 
state detectors (semiconductor photodiodes).
In the early stages, photomultiplier tubes were used as micro-Raman detectors. This 
detector is advantageous for very-low-frequency spectral regions. However, the 
signal from the scattered light gets weaker with a decrease in the measured size o f  
the sample. In order to obtain a reasonable signal-to-noise ratio for the PMTs, a long 
exposure must be performed during measurement, which can result in thermal 
damage or photodegradation [68].
Lately, solid-state detectors such as silicon photodiodes, and germanium and InGaAs 
photodiodes have been used in a micro-Raman systems. Silicon photodiodes are 
good for the red and far-red regions. Liquid-nitrogen-cooled germanium and room 
temperature InGaAs photodiodes are the best near-IR region detectors for a 
conventional scanning Raman scattering. However, they are very sensitive to cosmic 
radiation. Hence, the system requires additional filtering [68].
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• Multi-channel detectors
In recent years, low-noise, multi-channel solid-state detectors have been commonly 
used as detectors for high-precision micro-Raman system. Three classes o f  multi­
channel solid-state detectors are commonly with Raman systems, i.e. charge-coupled 
devices (Si, CCD), charge-injection devices (Si CID), and self-scanned, photodiode 
arrays [68]. Many details o f  the detectors are outlined in ref. 8.
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CHAPTER 5 SOLDER BUMP REFLOW PROCESS 
INDUCED STRESS DISTRIBUTION IN SILICON SUBSTRATES
As microelectronic device features become smaller and smaller with an increase in 
functionality and higher levels o f  performance, the intricacy o f  semiconductor 
packaging technology grows proportionally. The idea o f  attaching the 
semiconductor die directly to the substrate (Print Circuit Board, PCB) by introducing 
flip-chip technology, which simply turns the chip upside down so that its termination 
can be connected directly to the metal pads on the substrate [1], has been in existence 
for some time. With this technique the integrated circuit (IC) package is omitted, 
saving cost, space and weight. The concepts were advanced by IBM [2] and AT&T 
more than 30 years ago as they developed flip-chip and beam leaded die, 
respectively. Since then the technology has evolved [3] to encompass a wide variety 
o f materials and techniques for bumping, bonding and underfilling. Originally, it 
was used in mainframe computers, military and specialist applications, but more 
recently in mobile phones, smart cards, disc drives and automotive electronics. 
However, there are a number o f  issues that prevent FCOB (Flip-chip On Board) 
technology from becoming prevalent. Firstly, there is a limited availability o f  tested 
die with bump terminations (Known Good Die). Additionally, fine-line PCB 
substrates known as Known Good Board (KGB) [4] and placement/bonding 
machinery are expensive. These factors, coupled with the deficiency o f  
standardisation (i.e. commitment to a fixed bump pattern footprint and matching 
substrates) have prevented this technology from expanding. None the less, the 
packaged IC has a number o f  advantages, such as IC protection, ease o f  test, standard 
footprints and pin-outs, ease o f  handling, an infrastructure with equipment suited to 
their assembly, ease o f  repair and re-work and the ability to compensate for 
mismatches in coefficients o f  thermal expansion o f  the different materials used [1],
However, the advantages offered by flip-chip technology are such that industry is 
pushed to further develop and refine this technique. The increasing demands for 
cheaper, smaller, and higher performance o f  electronic products have made flip-chip
4R
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a package o f  choice. The difference between flip-chip and other direct chip attach 
techniques, such as wire bonded chip on board, is that flip-chip packages offer an 
option to move from peripheral terminations to area array terminations. As a result, 
the number o f input/output (I/O) counts increase significantly for the same die area. 
It is estimated that 40% o f  the semiconductor industry costs are in packaging and a 
substantial cost saving can be achieved by switching to an unpackaged die [6]. The 
small footprint o f  the die enables manufacturers to place more devices per unit area 
and the consequent shorter electrical paths reduce parasitic capacitance, cross talk, 
and inductance, yielding excellent electrical properties and GigaHertz [79] operation 
frequencies. When the device performance exceeds the 200 MHz range, wire- 
bonded assemblies, suffer from signal degradation because o f  cross talk between 
adjacent wires.
The flip-chip process is compatible with Surface Mount Technology (SMT) and the 
alignment o f  die bumps with the corresponding pads on the boards is not so critical 
(if  the pitch size is not too small) due to the self-aligning nature o f  the solder bumps 
during the reflow step [7]. Furthermore, flip-chip technology can integrate with 
SMT technology to produce novel packages i.e. Flip-chip Ball Grid Array (FBGA), 
Flip-chip Pin Grid Array (FPGA), Flip-chip Chip Scale Packaging (FCSP), etc, 
which are example o f  packages used in advanced microprocessors [8].
As flip-chip awareness increases and the support infrastructure comes to maturity, 
the undoubted size, weight and performance benefits o f  the “ultimate packageiess 
package” could w ell make this a dominant technology [1].
Worldwide-consolidated efforts between academia and industry are directed towards 
overcoming the difficulties associated with the FCOB technology. Issues arise from 
the mismatch o f  the Coefficient o f  Thermal Expansion (CTE) between silicon die, 
solder bump materials and the PCB.
The use o f  lead containing solder also triggers environmental concerns that need to 
be addressed by the manufacturing companies. Legislation to ban lead has also
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become a key driver in lead-free soldering. To overcome this problem lead-free 
materials and polymer adhesives are being examined to replace the use o f  lead [9].
Many scientists [10] have addressed a number o f  flip-chip processing issues, though 
mainly in terms o f  mechanical integrity such as modelling o f  joint fatigue failure and 
underfill delamination [11]. However, the issue o f  mechanical reliability at wafer 
level is one o f  the major concerns for chip manufacturers, which can further affect 
the electrical performance o f  flip-chip devices and the production reliability, and 
these have not been addressed so far.
5.1 Flip-chip Technology
Flip-chip technology is not a novel technology; however it is complex as it involves 
many process steps and various materials. This section describes the materials and 
techniques used in flip-chip technology at the wafer level.
5.1.1 Under Bump Metallisation (UBM)
Under Bump Metallisation (UBM), also known as Ball Limited Metallurgy (BLM), 
is used as an adhesion and barrier layer. It comprises o f  a series o f  metal layers to 
provide adhesion to the Al-alloy bond pads and to prevent an inter-diffusion between 
the bump metal and Al-alloy bond pads. UBM covers Al-alloy bond pads to avoid 
corrosion and improve reliability o f  the flip-chip assembly in both mechanical and 
electrical integrities [85]. The formation o f  UBM is necessary before carrying out 
the solder bumping process.
There are two main processes to form UBM. The first one is an electroplating 
process and the other one is electroless plating. Both processes are used widely to 
form the under bump metallisation but electroless plating has an inherent advantage 
over electroplating in terms o f processing cost.
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5.1.1.1 Electroplating UBM
This process involves a large amount o f  equipment and materials; therefore, the 
processing cost is higher than electroless plating. The process begins with wafer 
cleaning by sputter etching before the deposition o f  the adhesion/barrier layer and 
plating base [86] . A layer o f  metal or metal alloy such as Ti'W, Cr and Ti is sputtered 
onto the wafer to form an adhesion/barrier metal layer, followed by another layer o f  
metals (i.e. Ni, Cu and Au) as a plating base. Subsequently, positive photoresist (20- 
30 p,m) is’deposited onto the wafer and the plating mask is printed on the photoresist. 
The photoresist is exposed to form a plating area. A final metal layer (Cu or Ni) is 
deposited onto the plating area by an electroplating process in an acidic bath [86]. 
Finally, the remaining photoresist is removed and the plating based metal is etched 
away. The electroplating (TiW/Au) process is shown in figure 5-1.
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Etching o f  plating base metal
Figure 5-1 Schematic process flow for electroplated gold bumps [861.
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5.1.1.2 Electroless UBM
Among the UBM bumping technologies, electroless deposition o f  N i bumps is one o f  
the most interesting methods. This is because it possesses several advantages, such 
as high throughput via parallel processing o f  wafer batches. It is an economical 
process with very low investment cost because it is a maskless process and does not 
require any seed metals, or plating base metals. With this process, the need for 
traditional high vacuum thin film processing, and the cost o f  the equipment, and the 
set-up associated with photolithography and etching can be eliminated. The number 
o f metals, which can be deposited via an electroless plating solution, is limited 
compared to the electroplating process. Metals such as Copper (Cu), Palladium (Pd), 
Nickel (Ni), and Silver (Ag) can be used in this process. The most established and 
most popular process is electroless Nickel/Gold (Ni/Au)[87]. N i is deposited first 
onto Al-alloy bond pads and then a thin layer o f  Gold (Au) is deposited on top to 
inhibit oxidation. The structure o f  electroless Ni/Au on Al-alloy bond pads is 
depicted in Figure 5-2. N i bumps have proven to be an excellent surface for all types 
o f  solder
A1 bond pad UBM (Ni/Au) 
Passivation
v -Vo Silicon
Figure 5-2 Cross section o f  electroless Ni/Au on A1 bond pads.
The electroless Ni/Au bumping can be achieved using standard chemicals available 
on the market for a simple test structure [90]. Nevertheless, for a sophisticated test 
structure, the process requires a very precise chemical composition to obtain a good 
result.
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5.1.2 UBM design guidelines
\
The following are the requirements when using electroless Ni/Au as an Under Bump 
Metallisation [88]:
•  The under bump height must not be larger than half o f the pad spacing to 
prevent short circuits between adjacent pads by overgrowing NL Basically, 
to make it suitable for the solder bumping process, the under bump height 
should be about 5 pm [88].
•  The thickness o f  Al-alloy bond pads must be at least 1-2 pm in order to have 
an adequate A1 thickness after the cleaning and activation process.
•  The passivation layer must not have any defects.
•  The spacing between aluminium pads has to be more than 20 jam to avoid 
short circuits due to overgrowing Ni.
•  The UBM must be maintained within the metal bond pads to control stress 
concentration.
• The UBM must overlap the passivation layer by approximately 10 pm to 
protect the A1 bond pads from corrosion. A  schematic o f  this design is 
illustrated in Figure 5-3.
It is crucial to follow the design guidelines in order to achieve reliable flip-chip 
structures.
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Die Passivation
(not shown in top 
view for clarity)
Final Meta
Figure 5-3 Bond pad design and UBM dimension requirement [89].
5.1.3 Solder Bumps
In flip-chip assembly, several interconnect materials such as solder, gold, conductive 
polymer and anisotropic epoxies are employed. The range o f  bump materials 
depends on the required application. For example, in applications that require 
relatively large heat dissipation, the bump material should be gold. However, the 
most widely used bump material is solder, as the solder alloys are economical and 
the bumping process is well established.
The solder bump in flip-chip assemblies provides three main functions [86]:
1. It serves as an electrical connection between the silicon die and the PCB 
substrate.
2. To some extent, it serves as a path for heat dissipation.
3. It supports the mechanical link between die and substrate.
The mechanical reliability o f  the solder joint affects substantially the performance o f  
the flip-chip assembly. Solder joint failure can lead to the device open circuit. A  
required bump height and volume must be achieved to ensure the robustness o f  the
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bump. Before performing solder bumping, Al-alloy bond pads on the silicon die 
must be treated with a deposited thin layer o f  Under Bump Metallisation (UBM) 
because o f  the unwettability between aluminium pads and solder alloy. The selection 
o f solder composition for solder bumps must take into consideration the melting 
point o f  the solder, the bumping process capability, and, most vitally, reliability. The 
melting temperature o f  solder alloy determines the maximum reflow profile 
temperature. Normally, the solder alloy for flip-chip applications is lead-based alloy. 
The most popular lead-based alloys are lead-tin (Pb/Sn) alloy- either 97%Pb/3%Sn 
(97PbSn) or 37%Pb/63%Sn (37PbSn). However, in a few years time, the use o f  
lead-based alloy w ill be prohibited due to environmental considerations and new  
legislation. Lead-free alloys, therefore, have been developed in recent years. These 
alloys are based on Indium (In), Tin (Sn), Silver (Ag), and Copper (Cu)[86].
5.1.4 Bumping process
Several bumping technologies are used in industry:
• Evaporation
•  Electroplating
•  Wire bumping
• Screen printing.
5.1.4.1 Evaporation process
This method provides good uniformity o f  the solder bumps but it is an expensive 
process in terms o f capital expenditure (materials and equipment) [90]. High lead 
solder alloy (97PbSn and 95PbSn) is the most commonly used material in the 
evaporation process (e.g., in the IBM C4 process). The deposition takes place when 
the solder is evaporated onto the bond pads via the mask opening. The bump size 
and pitch are dictated by the mask technology.
A  process step consisting o f  an evaporated UBM and solder bump is depicted in 
Figure 5-4 [90]. From Fig. 5-4, step a is called the in-situ  sputter clean. This is to
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remove oxides or photoresist before the metallization step. In addition, the surface 
roughness o f  the passivation is enhanced for better UBM adhesion. In step b, the 
UBM and bump are transferred to the wafer via the evaporation process. The high 
lead solder, typically 97Pb/Sn or 95Pb/Sn is deposited on top o f  the UBM as shown 
in step c. The deposit is usually a 100-125 pm high bump where the precise 
dimensions are determined by the volume o f  the solder materials. After step c, the 
process can be divided into 2 options, called E3 and C4. Because o f  the high 
temperature reflow process associated with this kind o f  solder material; the solder 
bump cannot stick well to an organic board. Motolola invented a process, called E3 
or “evaporated, extended eutectic”, in which a tin cap is deposited on top o f  the 
solder bump, as illustrated in step e. Normally, a high lead content for the solder 
bump is used, which needs a high temperature in the reflow step. However, the 
organic substrate cannot endure temperatures above 300 °C. This tin cap allows the 
assembler to heat the structure well below the solder melting point. Thus, after step e, 
the device can be attached to organic boards without using the intermediated eutectic, 
which has to be added on the board itself. In step d (C4 process), the solder bump 
can be formed as a sphere using the reflow process.
Polyimide Final 
Passivation Môlal Pod
W ü te
Passiva
(a) Wafer clean (b) Evaporation of UBM 
through meta* mask
(d) Reflow to form 
solder ball (e) Deposition of a Sn 
cap is a variation 
on the process
Figure 5-4 Evaporating solder bumping process [90].
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5.1.4.2 Electroplating process
This process will be described in detail as it was used in the Intel flip-chip samples, 
which were used in this study. Electroplating is an alternative to the evaporation 
process, and is considered a cost effective solution for solder bumping process. The 
process is a modification o f the evaporation process and the materials must be 
compatible with the plating process; in fact, both processes use similar materials such 
as high lead solder materials [90]. The process involves the deposition o f  blanket 
metallisation and photoresist. The photoresist is patterned and developed, so the 
bump areas are exposed and then subjected to electroplating, which occurs only at 
exposed areas. The photoresist process determines the bump geometry as well as the 
pitch size, while the bump height is controlled by the time for which the current is 
applied. The electroplating solder bumping step is portrayed in Figure 5-5.
Aluminum TiW /Cu o r Cr/Cu Photoresist
(a) Sputtered UBM (b) Apply photoresist, 
pattern and develop
Copper “Stud” 
or MMini-bumpn Photoresist Pb/Sn
(c) Electroplate thick 
Cu layer and Au
(d) Apply 2nd layer of photo 
resist, pattern & develop. 
Electroplate solder
(e) Strip Photoresist and 
etch the UBM
Figure 5-5 Electroplating UBM and solder bumping process [90].
(f) Reflow Solder
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5.1.4.3 W ire b u m p in g  process
Solder wire bumping is usually used in low volume applications. A thermosonic 
bonder is used to attach solder wire bumps directly on Al-alloy bond pads. Hence, a 
UBM deposition is not necessary. The bump and pitch sizes o f  the bump are 
restricted by the wire diameter and alignment capability.
5.1.4.4 Screen  p r in tin g  process
Screen printing or stencil printing is the most cost effective method in solder 
bumping technologies. Furthermore, the solder bumps formed by this process are 
very reliable.
This technique is a well-known process as it has been used in Surface Mount (SMT) 
assembly for quite a long time. In SMT assembly, a solder paste is printed onto a 
PCB substrate, and the bond pads are located under these solder paste pads. On 
average, the pitch size on the PCB is more than 400 ¿im, while the pitch requirement 
on the wafer is normally less than a 300 ^m [91]. This implies a serious challenge 
for the screen printing process. To enable this technique to print solder paste on the 
wafer with less than 300 fim pitch, solder paste materials, stencil design, and printing 
equipment were further developed. Figure 5-6 illustrates the process whereby a 
solder paste is printed onto a silicon die. The solder paste will transform to solder 
balls after the solder reflow process (Figure 5-7).
Ni/AuDD ScAd*r Sokkr
F ig u re  5-6 Solder paste printed onto silicon die.
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The deposition o f  a sufficient amount o f  solder paste without solder bridging, 
missing bumps and mis-alignment must be accomplished in this process.
F ig u re  5-7 Cross section o f  solder bump after solder reflow process.
5.2 Solder bump Ball Grid Array (BGA) applications for 
Intel®Pentium®III
The BGA flip-chip technique is used on the Inte^Pentium^lII ICs examined in this 
study. The UBM and solder bump are deposited using a C4 electroplating process. 
Ti and NiV (2-5 % V content) were used as the UBM layer. In addition, a 97PbSn 
solder material is employed in this sample. The reflow process is performed at 350 
°C in nitrogen atmosphere to prevent oxidation.
5.3 Experimental Details
SXRT and MRS were performed to visualise the residual stress/strain distribution in 
the silicon substrate, which was induced by the reflow process. The order o f  
magnitude o f  stresses can be predicted and compared using the FEM method.
5.3.1 Samples
Lead/tin (Pb/Sn) solder bump samples have been provided by Intel Ireland Ltd., 
Leixlip, Co.Kildare, Dublin, Ireland. The samples consist mainly o f  silicon substrate
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(200 mm diameter and -7 0 0  ^m thickness)/ Silicon epilayer/ Aluminium (Al) metal 
5/ Nitride passivation/ Polyimide passivation/ Barrier Layer Metal (BLM) which 
composes o f  Titanium (Ti) and Nickel/Vanadium (NiV). The Pb/Sn solder bumps 
were deposited on the BLM layers using an electroplating process or C4 process. 
The geometry and dimensions are illustrated in Figure 5-8.
Figure 5-8 Geometry and dimensions o f  Pb/Sn solder bump sample.
Subsequently, the BLM layers were removed by a C4 etching process. The samples 
were investigated as /Ve-reflowed process samples. Afterwards, the samples were 
re flowed by a reflow process simulation at 350°C in atmosphere and observed as 
p o st-reflow process samples.
The Pb/Sn samples have been divided into three main categories as follows:
(d) To study the stress distribution in the silicon substrate due to C4 metal etching 
times, four different samples which were etched for 10, 15, 25 and 35 minutes as 
sample wafer numbers 511, 509, 424 and 445, respectively, were prepared by 
Intel Ireland. This sample category was observed using SXRT only.
(e) To study the stress distribution in the silicon substrate due to the reflow process, 
the Pre-reflow process samples from (a) were examined, and subsequently were 
reflowcd using a simulated process at 350°C in atmosphere and are thus defined 
to be /*w/-reflowed process samples.
1I1
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(f) To study the major source o f  strain distribution in the silicon substrate, the Pb/Sn 
bumps on both the P re- and pastf-reflowed process samples were removed and 
investigated using SXRT and MRS.
5.3,2 Experimental Details of Synchrotron X-Ray Topography
The measurements were performed at HAS YLAB-DES Y, Hamburg, Germany 
(Hamburger Synchrotronstrahlungslabor am Deutschen Elektronen-Synchrotron), 
utilising the continuous spectrum o f  synchrotron radiation from the DORIS III 
storage ring bending magnet. The ring operated at a positron energy o f  4.45 GeV 
and at typical currents o f  80-150 mA. The aforementioned Bragg or Laue pattern o f  
topographs was recorded on Geola VRP-M films having an emulsion grain size o f  
about 0.05 jinn and emulsion thickness o f  ca. 6-7 \im . The distance from the sample 
to the film was 50 mm for all samples. The beam size was set to 3 mm x 3 mm for 
the group (a) experiments and to 1.5 mm x 1.5 mm for the others. The films were 
developed by immersing in developer for 5 minutes, 2-3 seconds in a stop bath, then 
fixer for 10 minutes, a 30 minutes water wash and finally drying in a heater for at 
least 30 minutes. The developer is Kodak D-19 developer, the stop bath is a 2% 
acetic acid in H2O solution. The fixer is Kodak No. 1 sodium fixer. The topographs 
have been generated on a system comprising o f  a microscope with a CCD camera, 
frame-grabber and appropriate software. Some o f  the images have been processed 
using a software package called Visilog®, in order to improve clarity. The 
topographs were taken at magnifications o f  50X for BRT and 100X for BRST 
images.
Due to the high absorption o f  the Pb/Sn bumps, the strain distribution underneath the 
Pb/Sn bumps could not be detected from the topside o f  the wafer samples. 
Therefore, the measurements were performed by permitting the x-ray beam to enter 
via the backside o f  the samples. However, the silicon substrate was too thick to 
access the information underneath the Pb/Sn bumps because the maximum x-ray
11?
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energy penetration for, e.g. a 3 3 9 reflection, w as only  125 jum (penetration depth, tp) 
as show n in F igure 5-9.
b bum p
700
X -rays enter through the backside o f  the w afer
F ig u re  5-9 A n  overview  o f  the x-ray topography set-up for the BG A  
sam ples.
H ence, the silicon substrate w as th inned  dow n to less than 125 jim, excluding the 
sam ples from the group (c) category. Since there w ere no Pb/Sn solder bum ps, the 
m easurem ent o f  sam ples w ithout Pb/Sn bum ps could be done by entering the x-rays 
via the topside o f  w afer. M echanical polishing w as used  to  decrease the thickness o f  
the Si w afers.
5.3.3 Experimental Details of Finite Element Analysis
Tw o-dim ensional (2-D ) plane strain  fin ite  elem ent m odels have been em ployed in 
these experim ents. The approxim ate geom etry, d im ensions and boundary conditions 
o f  the /?ast-reflow ed sam ples are illustrated  in Figure 5-10. The differences betw een 
Pre-  and p o s t- reflow ed process sam ples include the geom etry o f  the Pb/Sn bum p 
and the interm etallic m aterials.
m
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Figure 5-10 Geometry and boundary conditions for the pas/-reflowed 
sample model.
About 100,000 nodes were used to achieve the simulation. The finite element 
analyses were carried out using Quickfield® Professional version 4.2 [122]. Eight 
different materials were considered in these models: Si substrate, Al pad, polyimide 
passivation, silicon nitride passivation, Ti, NiV, intermetallic layer (N 13S114), Pb/Sn 
solder bump. These materials are assumed to be isotropic and linearly elastic. Their 
properties are given in Table 5-1.
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Table 5-1 Material properties for finite element analysis.
Materials Young’s modulus 
(E xlO9) N/m2
Poisson’s ratio 
(v)
Coefficient of thermal 
expansion (a, x 10‘6) l °C
Si 112.4 0.28 2.5
Al pad 68.2 0.33 24.0
Polyimide 2.5 0.41 61.3
Silicon nitride 310.0 0.23 3.0
Ti 116.0 0.34 8.9
NiV 204.6 0.312 13.0
Ni3Sn4 112.4 0.321 19.2
Pb/Sn solder 18.3 0.30 28.8
Note: The properties o f N iV , N i3Siu were extrapolated from their pure 
constituent elements [120]-[121].
5,3.4 Micro-Raman Spectroscopic Experimental Details
A Jobin Yvon LabRam HR micro-Raman spectroscopy system using a 488 nm Ar+- 
laser was used in this study. The system set-up is shown in Figure 5-11.
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Confocal hole
Figure 5-11 The micro-Raman spectroscopy system set-up.
The incident beam is focused through a 100X objective microscope on to the sample. 
An automatic X-Y stage with a minimum movement o f 0.1 jam was used to move the 
sample during the measurements. The scattered light from the sample was collected 
in back-scattering mode through the same microscope and passed directly through a 
notch filter. At this point, the Rayleigh scattering was reflected out and only the 
Raman beam passed through the notch filter, and subsequently straight through a 
confocal hole. This scattered beam is carried towards a CCD detector-based 
spectrometer. The Raman shift is then obtained.
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A plasma line at 560 cm“1 was used as an internal calibration o f the measurements to 
eliminate environmental and CCD temperature fluctuations during the experiments. 
A resolution of ± 0.05 cm '1 is possible for strain-free Si samples using this method. 
The resolution o f this machine as limited by laser drift using the AjN- laser is 
illustrated in Figure 5-12. This calibration method is described by De W olf [123].
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Figure 5-12 The resolution o f the micro-Raman system with A rf laser.
To examine the stresses/strains imposed in the Si substrate due to the reflow 
process, the samples were cleaved near the middle o f the Pb/Sn bumps and 
investigated in cross-sectional configuration. It must be specified that the Pb/Sn 
bump takes on a mushroom shape for the pre -reflowed process sample. The Pb/Sn 
bump contacts the BLM layer after the reflow process (/?o,v/-reflowed process 
sample) and the contact periphery is signified as the edge o f the Pb/Sn bump in this 
study. The micro-Raman data was collected near the interface o f the Si and 
passivation/metal layers. The Raman shift (Aco, cm“1) and the uniaxial stresses 
(MPa) o f the pre-reflowed process sample in both X mapping and X-Y mapping 
modes were performed. The geometry, dimensions and measurement areas o f Pre- 
and/?asi-reflowed process samples are illustrated in Figures 5-13 and 5-14.
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Pb/Sn bump
A1 pad >Passivation layer
Measurement area
► X (jam)
Figure 5-13 Geometry and dimensions o f  the /?re-reflowed process 
sample. Note: the solid area represents the measurement area 
via X-Y mapping. The positions X=25 jim and 60 (im are the 
edges o f  the metal pad and o f  the Pb/Sn bump, respectively. 
The position Y = 0 jam is the interface between the Si and the 
metal/passivation layers.
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F ig u re  5-14 The geom etry and approxim ate d im ensions o f  the p o s t* 
reflow ed process sample.
The spatial strain distribution in the Si sam ple can be exam ined from  the m easured 
frequencies o f  R am an peaks com pared w ith  those o f  a strain-free reference Si sam ple 
at 521 cm -1. The relationship betw een Ram an shift and linear strain  for the cross- 
section sam ple in 0 0 1 direction, derived by D e W o lf [123] - [125] and [140] is
(MPa)  = -434Ac?(cwT1) Eq. 5- 1
w here a xx =  the uniaxial stress in M Pa and A© = the R am an shift betw een the 
m easured R am an peak o f  strained Si (coj ) com pared w ith  that o f  strain-free Si (coo); 
A© = coj - coo, <»j =  the m easured frequency o f  the silicon R am an peak  and too =  the 
frequency o f  the silicon R am an peak  in the stress free state.
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5.4 Results and Discussions
This section is separated into 5 parts: (i) SXRT results and discussion, (ii) FEM 
simulation, (iii) MRS results and discussion, (iv) a simulation o f  BRST images o f  
/?osf-reflowed process sample both for extinction contrast and orientational contrast 
and (v) XRD results indicating an intermetallic layer between UBM and the Pb/Sn 
bump for the/7asi-reflowed process samples as indicated by sections 5.4.1 to 5.4.5.
5.4.1 SXRT results and discussions
Three main groups o f  Pb/Sn solder bump samples were examined using SXRT. The 
results and discussions are described in this chapter.
5 .4 .1 .1  S tre ss  d is tr ib u tio n  in  S i  a s  a  fu n c t io n  o f  va r io u s  m e ta l  (U B M )  
e tc h in g  tim es
Two UBM etches with etching times o f  10 and 35 minutes, defined as wafer numbers 
511 and 445, respectively, were performed as described in Chapter 3. The etching 
process o f  the UBM layer is one o f  the important parameter. This step can minimise 
the stress imposed on the Si substrate due to the residual UBM layer at undesired 
area. The flowchart o f  this step is shown in Figure 5-1. Basically, one die is 
composed o f  4 small units as portrayed in Figure 5-15. Two regions o f  each sample 
were chosen and examined, and these are shown as positions A  and B on any sample 
die (unit 1-4) in Figure 5-15. All SXRT topographs for both BRT and BRST, were
generated by the 3 3 9 reflection harmonic with a penetration depth (tp) o f  125 \im  
excluding position B o f wafer number 511, which was created by the 2 2 8 
reflection with a penetration depth o f  62.5 jam.
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Figure 5-15 Four small units in a die o f  sample wafer.
Wafer number 445 fetching time = 35 minutes)
The BRT and BRST images o f  positions A  (unit 4) and B (unit 3) illustrated below  
were generated by the 3 3 9 reflection harmonic with a penetration depth (tp) o f  125 
Jim. The sample name and reference number is written beside each topograph. 
Position A (unit 4)
White area 
Black area
4----------------------------------------------------- ►
2.1 mm
Figure 5-16 3 3 9 BRT o f  sample wafer number 445, 35 minutes etching
time, at position A  (ref # r25f3-2).
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Due to the polishing process, many scratches generated on the backside o f  the 
sample were clearly observed (Arrows a) as depicted in Figure 5-16. A  dashed line 
across the image (Arrow b) shows the approximate position o f  analysis from the 
back-reflection section topographs, which are portrayed in Figure 5-18 below. From 
the above image (Figure 5-16), the area highlighted by the dotted circle shows the 
impact o f  the strain field in the underlying silicon due to a single lead bump. The 
magnification o f  the area illustrates the black and white contrast surrounding the lead 
bumps due to the strain field. It is noted that the black area represents an increase in 
recorded intensity. This phenomenon is called the extinction contrast effect [127]- 
[130] and as mentioned previously it is related to the change in curvature o f  the 
crystal lattice planes under the lead bump due to induced strain. For example, the 
lead bump could produce a strain field, which could resemble one o f the two cases 
shown in Figure 5-17 below:
Figure 5-17 The curvature changes in Si lattice planes, which give rise to 
the extinction contrast effect.
The change in lattice plane curvature, especially near the peripheries o f  the lead 
bump will lead to an enhancement or diminution o f  diffracted intensity in these 
regions. This phenomenon is observed here. A later and more detailed analysis will 
elucidate this mechanism more clearly. This black/white contrast is also clearly 
observed using the BRST technique. The BRST results are depicted in Figure 5-18.
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Figure 5-18 3 3 9 BRST o f  sample wafer number 445, 35 minutes etching
time, at position A  (ref # r24f7).
The cross-section o f  the sample (Figure 5-18) illustrates clearly the aforementioned 
black and white contrast mechanism (Arrows d and e). It is worthwhile to point out 
that the metal, BLM and lead alloy materials, which have higher thermal expansion 
coefficients than silicon (e.g. 28 ppm/C for eutectic Pb/Sn vs. 2.6 ppm/C for silicon), 
should put the silicon in compression at the interface, thus bowing the silicon lattice 
planes around the lead bumps. As can be seen, the area around arrow e is the darkest 
corresponding to the area o f greatest compression. In other words, the white contrast 
beneath arrow e corresponds to an area, which is placed in tension at the interface 
between these materials. However, this is speculative and a later simulation will be 
performed to confirm this information. Details o f  this will follow in Section 5.4.2.
Position B (unit 3)
The images o f the second position are also generated by the 3 3 9 reflection, which 
are shown in Figures 5-19 (a) and (b) below in large area and cross-section modes, 
respectively.
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2.1 mm
(a) (b)
Figure 5-19 3 3 9 topographs o f  sample wafer number 445 at position B;
(a) BRT (ref# r24fl7) and (b) BRST (reft r24fl5-2).
The result at position B confirms the assumption o f  strain field as explained in 
position A. In figure 5-19 (b), the image is not as clear-cut as in figure 3-7. 
However, one can still observe the effect o f  the bowing o f  the silicon lattice planes 
surrounding the lead bump via the black/white contrast change.
Wafer number 511 (etching time = 10 minutes)
The images o f  sample wafer number 511 were taken from 3 3 9  and 2 2 8  
reflections for position A  (unit 3) and position B (unit 1), respectively, with tp o f  125 
\xm and 62.5 |im, respectively.
Position A (unit 3)
Figure 5-20 shows again the black and white contrast corresponding to strain fields 
in the underlying silicon. However, the delineation o f  the strain field is not the same 
as in Wafer 445 (Figure 5-16 and 5-18). From Figure 5-20 (a), it is clearly seen that 
the strain field is inhomogeneous across the sample i.e. it differs from bump to bump.
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2.1 mm
Figure 5-20 3 3 9 topographs o f Pb/Sn solder bump wafer number 511,
standard etching time o f  10 minutes; (a) BRT (reft r25f4) 
and (b) BRST (reft r24f28).
Position B (unit 1)
The LA-BRT and its corresponding optical microscoph, and BRST topographs 
generated by 2 2 8 reflections are depicted in Figure 5-21 (a), (b) and (c), 
respectively. Again, the dashed line across the large area image shows the BRST 
position
From Figure 5-21(a), an area (Arrow f) displayed a large strain field, whose position 
is indicated in Figure 5-21(b). The BRST topograph, portrayed in Figure 5-21(c) 
also shows the large strain field around the arrow f  area. The strains appear to be 
much bigger than those due to the lead bumps.
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Jarujit Kanatharana
1.0 mm 
(C)
Figure 5-21 2 2 8 topographs and optical micrograph o f sample wafer
number 511 at position B (a) BRT (ref# r24£22), (b) its 
optical micrograph at the same position and (c) BRST (ref# 
r24£21).
126
Jarujit Kanatharana
5 .4 .1 .2  S tre ss  d is tr ib u tio n s  in  S i  d u e  to  P b /S n  s o ld e r  b u m p  re flo w  p r o c e s s
As explained in the experimental section, the P re-  and p o st-  reflowed samples were 
measured at room temperature before and after simulation o f the reflow process at 
350°C in atmosphere. Three samples were examined using the SXRT method, i.e. 
wafer numbers 509, 424 and 445 with UBM etch times o f  15, 25 and 35 minutes 
etching times, respectively.
Wafer number 509 (etching time = 15 minutes)
All topographs were generated from the 3 3 9 reflection harmonic with a penetration 
depth o f  125 |im. The large area and section topographs generated from the 3 3 9 
reflection were taken at room temperature for P re - and /?a^-reflowed process 
samples.
1.2 1.0
(a) (b)
Figure 5-22 Topographs o f  iVe-reflowed sample wafer number 509 (15 
minutes etching time): (a) 3 3 9 BRT (refft r26f205-l) and
(b) 3 3 9 BRST (ref# r26f210-l).
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The topographs in Figure 5-22 imply lower stresses in the underlying silicon induced 
by the lead bump process. However, the strain fields are more intense after reflow. 
Their LA-BRT and BRST images are portrayed in Figure 5-23 (a and b).
1.2 mm
(a)
1.0 mm
(b>
F igure5-23 (a) 3 3 9  BRT (re&  r26f211) and (b) 3 3 9  BRST (ref»
r26f214-l) images o f post-reflowed sample number 509.
The strain images, again appearing as a black/white contrast, seem to be larger when 
the sample was heated. This suggests that the strain fields in the underlying silicon
increase after the reflow process. The BRST image above (Figure 5-23 (b)) confirms
\
this observation o f  Figure 5-23 (a) in that the reflow process induces a higher 
intensity o f  strain fields. It is noted that a lifting o f  the image o f  strained Si near the 
Pb edges above the image o f  the rest o f  the Si (Arrow g) occurred due to severe 
stresses being imaged via orientational contrast [131]. The orientational contrast can
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be observed if  the misorientation exceeds the x-ray beam divergence (A<|>)[132] - 
[133] which in this case is equal to 0.0238 mrad [134]. The images o f  locally 
severely strained Si near the peripheries o f  the Pb/Sn bumps are lifted up in the 
topography image with respect to the image o f  the remaining Si matrix due to this 
orientational contrast effect as shown in Figure 5-24. It is noted that this figure is the 
same as Fig. 2-15 in the orientational contrast section. The effect o f  the orientational 
contrast occurs due to a misorientation o f  the lattice plane because o f  severe strain. 
Thus, the diffracted beam from the misoriented part in the crystal takes a different 
direction in space compared to the rest o f  the crystal.
Figure 5-24 The orientational contrast mechanism for the Pb/Sn bump 
sample.
From Eqs. 2-19 and 2-20, it is found that the misorientation (Aftj) is equal to the tilt 
component (a )  only, i.e. A0B = a , and is related to first order to shear strain (y^) as 
illustrated in Figure 5-25.
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Bump
Figure 5-25 Diagram shows the relationship o f  the misorientational 
contrast and shear strain.
From Fig. 5-25, L is the lattice plane spacing, T is the sample thickness, AL is the 
distance over which a lattice plane tilts along the surface direction, AT is the vertical 
distance in the sample, over which the planes are tilted and angle a  is the tilt angle.
It is assumed that AL «  T and L, therefore
a  «  1
therefore
AL
Eq. 5- 2
tan a  |= Id =
A T 17xy
Eq. 5- 3
This gives a quantitative estimate for the magnitude o f  strain in the underlying 
silicon via the equations:
A S  = 2A 0bL Eq. 5- 4
AS 
2 L
Eq. 5- 5
where AS is the orientational contrast shift (Arrow g) which can be measured from 
the topograph.
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In this case equation (5-4) yields, Yxy = 6.2 x 10'4 «  0.06%. The magnitudes o f  the 
induced stresses are given by | xxy I = G | yxy I where E, the Shear modulus o f  Si 
(isotropic) = 162.3 GPa [135], Thus, the upper limit on the stress magnitudes is o f  
the order o f  | xxy I«  100 MPa.
Wafer number 424 (etching time = 25 minutes)
The following images were also generated from the 3 3 9 reflection. The BRT image 
at room temperature is depicted in Figure 5-26.
4 ------------------------------------------------ ►
1.2 mm
Figure 5-26 3 3 9 BRT image o f  Pre-reflowed sample wafer number 424
(25 minutes etched, ref# r26f216).
Figure 5-26 indicates that the strains induced by the single lead bump process are 
more intense and extend for greater diameters than for the 15 minutes etching time, 
i.e. sample wafer number 509 (Figure 5-22(a)) at room temperature. Finally, the 
sample was heated to 350 °C. The results are shown in Figure 5-27 (a and b).
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1.0 mm 
(b)
Figure 5-27 3 3 9 topographs o f  p o s t-reflowed sample wafer number 424
(25 minutes etched); (a) BRT (ref# r26f220) and (b) BRST 
(ref# r26f221).
Similar to other samples, the black/white contrasts attributable to the Pb/Sn bump 
imposed strains are expanded to greater diameters when the sample was heated to 
350 °C. Again, the severe strains at the edge o f  the Pb bumps are visible in the 
BRST (Figure 5-27 (b)) via orientational contrast. In addition, the strain fields in the 
underlying Si are also observed due to a contribution o f  extinction and orientational 
contrast mechanisms. Using Eqs. 5-2 to 5-4, the limits on the strain are Ivxyl = 
0.07%. Therefore, the maximum magnitudes o f  stress | xxy I ~ 113.6 MPa.
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Wafer number 445 (etching time = 35 minutes)
Figures 5-28 (a - c) show the large area back-reflection topograph, optical 
micrograph and BRST o f  the P re -reflowed sample, respectively.
120|im
Figure 5-28
row 1
1.0 m m
(C)
row 2
top surface
Topographs o f  /Ve-reflowed sample wafer number 445 (35 
minutes etching time); (a) 3 3 9 BRT (ref# r26f3), (b) optical 
micrograph o f  similar area and (c) 3 3 9 BRST (ref# r26f!0).
The scratches on the backside o f  the sample, which were generated from the thinning 
and polishing processes, are clearly observed in the image (Figure 5-28(a)). The 
optical micrograph o f the same area is shown in Figure 5-28(b). A  line across the
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image locates the approximate position for its corresponding section topograph, 
which illustrates the strains/stresses due to the single lead bump process (Figure 5-28
(c)). The stresses/strains appear to be smaller than for the other samples because the 
x-rays passed through the sample between two rows (row 1 and 2) o f  the lead bump 
array. The strain fields underneath the lead bumps appear as a black-white contrast, 
which was explained previously. In addition, the strains from the backside o f  the 
sample due to the scratches are observed in this image. The sample was heated to a 
temperature o f 350 °C in atmosphere as a reflow process simulation and cooled 
down to room temperature. The BRT and BRST images o f  the /7osf-ref]owed sample 
are shown in Figures 5-29 (a and b), respectively.
(a) (b)
Figure 5-29 Topographs o f  post-reflowed sample wafer number 445
(35 minutes etching time); (a) 3 3 9 BRT (ref# r26fl 1) and
(b) 3 3 9 BRST (ref# r26fl0).
Figure 5-29 shows that the strain fields in the underlying silicon below the lead 
bumps have again expanded laterally after being heated to 350 °C. This expansion is 
observed as a greater diameter o f  the black-white contrast imaged in the underlying 
silicon due to a single lead bump. From the BRST image (Figure 5-29(b)), it can be 
seen that the strains are altered dramatically from both the top surface, due to the 
lead bump process, and from the backside due to scratches after heating to 350°C. It
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is noted that the strain fields are visible through to the whole depth o f the wafer 
(-150  [im).
5 .4 .1 .3  M a jo r  so u rc e  o f  s tr e s s  d is tr ib u tio n  in th e  s il ic o n  su b s tra te
To confirm that the Pb/Sn reflow process is a major source o f  stress distribution in 
the underlying silicon, the Pb/Sn solder bumps were removed from the samples using 
wet etching.
Wafer number 551 (/Ve-reflowed sample, etched back)
Wafer number 551 is an P re -reflowed sample, from which the Pb/Sn solder bumps 
were removed. Topographs were generated from the 2 2 8 reflection harmonic with 
a penetration depth (tp) o f 50 |im. The sample name and reference number is written 
beside each topograph. The circuitry underneath the lead bump was observed in the 
underlying silicon.
The “normal” circular strain features due to strain imposed by the circular bumps 
have now disappeared. However, the strain fields attributable to the electrical via 
structures are still visible (Arrow h). A  dashed line across the image is the 
approximate position for the section topograph in Figure 5-30(c).
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prior to removal
(c)
F ig u re5-30 (a) 2 2 8  BRT image o f  P re -reflowed sample number 551,
ref# r28fl59-2, (b) an optical micrograph o f  the same area, 
and (c) 2 2 8 BRST image corresponding to the position o f  
the dashed line, ref# r28fl61-2.
Compared to the Pb/Sn Pre-reflow sample BRST in Figure 5-24(b), the strain fields 
in the underlying silicon due to a single lead bump appear to be much relieved. 
However, the severe stresses/strains from other processes are significant and are still 
visible in the image. These can be observed as indicated by Arrows j (predominantly 
between bumps) and by Arrow i (near the surface, e.g. epilayer strain, process layers 
and metallisation).
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W afer number 225 (p ^ -reflo w ed  sample, etched back)
The Pb/Sn solder bump sample was reflowed at 350°C in nitrogen atmosphere and 
then etched back in order to confirm that the bumps are the major source o f  strain in 
the underlying substrate. The BRT and its optical micrograph, and the BRST images 
are illustrated in Figures 5-31 (a) -  (c).
1.0 m m
(C)
Figure 5-31 (a) 2 2 8 BRT image o f  p o s t-reflowed and etched back
sample wafer number 225 (ref# r28fl66-3), (b) an optical
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micrograph o f the same area, and (c) 2 2 8 BRST image 
(ref# r28fl68-2).
In Figure 5-31(a), large circular strained regions in the underlying silicon are still 
observed. A dashed line represents the approximate position for the section 
topograph in Figure 5-31(c).
After the Pb/Sn bumps were reflowed and then etched back, the strains in the 
underlying Si still appear in both o f the topographs (Figures 5-31(a) and (c)) and the 
optical micrograph (Figure 5-31(b)) as Arrows k and 1. This correlates well with the 
position o f  the bumps and the diffracted x-ray intensity is enhanced at the region near 
the bump periphery. It is possible that there are new intermetallic layers at the 
interface o f  the Pb/Sn bump and the UBM layer in this region. Considering the BRST 
image (Figure 5-31(c)), the strains distributed in the underlying silicon appear to be 
much smaller when the Pb bumps were removed, as the orientational contrast related 
streaks pointing upwards are very short. However, the orientational contrast related 
images o f  the misorientated Si now point predominantly downwards into the Si 
substrate (Arrow m) indicating that the lattice plane tilt has changed sign from the 
previous case o f the Fig. 5-23(b). The maximum shear stress estimated from this 
orientational contrast is about 100 MPa, which is the same order as the stress value o f  
the /josi-reflowed sample but opposite sign. In addition, other strains are still present 
and are visible in the image as indicated by Arrow n (predominantly between bumps) 
and by Arrow o (near the surface, e.g. epilayer strain, process layers and 
metallisation). These results confirm that the Pb/Sn bumps are the major source o f  
the strain. However, the strains observed here may be generated from the new 
intermetallic layers, which were mentioned above [136][138]. These layers have to 
be and will be analysed in order to ascertain the sources o f  the strain distribution in 
the underlying silicon due to the Pb/Sn process using XRD (X-Ray Diffraction).
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5.4.2 FEM results and discussions
Two types o f  FEM modeling were initially carried out: (a) examining the strains 
generated by differences in temperature between the Si substrate and the 
metallisation and (b) the simpler uniaxial load model o f  Fig. 5-32. Both models 
produce similar results. The simpler uniaxial load model is used, due to the 
complexity o f  interpreting subtle temperature-related effects on the multilayer 
metallisation between the Pb/Sn bump and the underlying substrate. While it may be 
not fully accurate, the uniaxial load model will capture the main features o f  the 
BGA-imposed strain fields, in particular locating regions o f  strain enhancement.
The FEM was performed for the substrates after the Pb/Sn bump was reflowed at 350 
°C via a uniaxial loading o f  100 MPa at edge G as shown in the Figure 5-32.
Figure 5-32 The boundary and modelling condition for this study.
The estimated resultant strains e**, %  and yxy are depicted in Figures 5-36 to 5-38. 
These figures show that significant strain fields in the Si substrate are generated at 
the edge o f  the Pb/Sn bump. To compare the strain distributions in Si from the FEM 
and SXRT data, the strains perpendicular to the 3 3 9 direction (L direction) are 
simulated as illustrated in Figure 5-33. This figure indicates that the strains build up 
at the edge o f  the Pb/Sn bump (at point x= 0 in the Figure 5-33). In addition, the 
order o f  magnitude o f  the shear strain along the L direction is also similar to the 
shear strain calculated from the orientational contrast in the SXRT image (Fig. 5-23).
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Therefore, it can be confirmed that the shear strain data from FEM corresponds well 
to the shear strain magnitude obtained from SXRT.
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F igu re  5-33 Finite element simulation o f  tensile/compressive strain 
distribution in Si along the 3 3 9 direction in the p o st-  
reflowed sample simulated via uniaxial edge loading. L =  0 
indicates the position o f  the periphery o f  the Pb/Sn bump, 
Exx and Eyy =  normal strains in x- and y- directions, and 
Gxy = shear strain.
The normal stresses, Sxx and Syy, which respond to a x x  and <jy y , near the top surface 
at the interface between Si and the metal/passivation layers from the middle o f  the 
Pb/Sn along the surface are illustrated in Figure 5-34. It is seen that the stress in the 
Si near the interface is in tension for both a xx and <jyy. The maximum magnitude o f  
a*x o f  about 220 MPa was found near the edge o f  the Pb/Sn solder bump as indicated 
by Arrow m.
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m
■Sxx
Syy
Ph/Sn cross-section, X (micron)
Figure 5-34 The simulated normal stresses (S ^  and Syy, or G \x  and Oyy) 
in the Si wafer due to the Pb/Sn bump reflow process near the 
interface o f  the Si and metal/passivation layers due to the 
Pb/Sn bump reflow process.
In addition, the displacement vectors (H,) o f  the 3 3 9  lattice planes, calculated at 
each point i in the FEM discretisation within a selected region o f  the simulated Si, are 
plotted along the cross-section o f  the /w.vf-reflowed sample as illustrated in Figure 5- 
35 [1081. In order to compare the BRST image o f  the /wwf-reflowed sample (Fig. 5- 
23(b)) and the FEM results, the geometries and dimensions used in the simulation are 
overlaid on the corresponding BRST image, as shown in Figure 5-36. In this work, 
the vector H, is normal to the lattice displacement and deviates from the lattice 
direction due to an imposed strain field. This FEM simulation demonstrates that the 
Pb/Sn bump is under tension and that it induces compressive stress in the Si directly 
underneath the central regions o f  the solder bump and tensile stress near the edge o f  
the bump due to the reflow process. This result is in good agreement with Chen et al. 
[125J, which investigated the stress in Si due to one type o f  Pb/Sn bump using micro- 
Raman spectroscopic measurement.
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Lattice displacement (H, mi cron)
F ig u re  5-35 The sim ulated displacem ent o f  the 3 3 9 lattice planes
calculated for a selected region o f  the Si under the periphery 
o f  the Pb/Sn bum p.
, rThickness (t,jam)
F ig u re  5-36 A n overlay o f  the dim ensions used in the FEM  sim ulation 
upon the 3 3 9 BRST im age o f  the left hand side Pb/Sn bum p 
o f  Fig. 5-23(b).
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F ig u re  5-37 The normal strain (Sxx) generated by the uniaxial loading
model.
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F ig u re  5-38 The norm al strain ( e y y ) generated by the uniaxial loading 
model.
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Figure 5-39 The shear strain (exy) generated by the uniaxial loading 
m odel.
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This relationship betw een strain  fields obtained from  FEM  and from  SXRT can be 
analysed by sim ulations o f  orientational and extinction contrast im ages in the SX RT 
using data from  the FEM  results.
In the case o f  the orientational contrast, the com parison can be done by m atching the 
values and position o f  strains near the edge o f  the Pb/Sn bum p. It is not com plicated to 
com pare this contrast. The m atching result is portrayed in Figure 5-40.
F ig u re  5-40 The BR ST o f  the p o ^ -re flo w ed  sam ple (Fig. 3-23(b)) and 
shear strain contours calculated using the FEM  sim ulation.
A  m erged image o f  the back-reflection topograph and the shear strain sim ulation 
shows that the strain fields build up significantly at the periphery o f  the bum p and 
cause a severe distortion o f  lattice p lanes around this edge. Since the values o f  A0B 
corresponding to these enhanced values o f  shear strain, yXy; easily exceed the FW H M  
beam  divergence; the orientational contrast is visible at the edge o f  the bum p in the 
B R ST im age as illustrated in Figure 5-40. It is noted that the values in Figure 5-40 
refer to the shear strain (yxy,) contours.
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However, in the case o f  the extinction contrast, the lattice displacements from FEM 
may be used for several simulation methods in SXRT. The simulated extinction 
contrast should match the contrast from the SXRT images. This study will be 
examined in Section 5.4.5 in this chapter.
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5.4.3 Micro-Raman Spectroscopy Result and Discussions
As described in the experimental details section, the Pre- and posi-reflowed process 
samples were cleaved near the middle o f the Pb/Sn bumps and the normal stress (a xx) 
in the Si substrate was measured on the cleaved side using micro-Raman 
spectroscopy. The normal stress in MPa and the measured Raman shift (cm'1) o f the 
P re-reflowed process sample for both X and X-Y mapping are shown in Figures 5-41 
and 5-42, respectively.
E
ìT
lc
co
c«
E(0a:
P b /S b  c ro s s -s e c tio n , X (m ic ro n )
Figure 5-41 The normal stress (a xx) and the Raman shift (cm"1) o f  the 
Pre- reflowed process sample (Ref#URS83al).
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In Fig. 5-41. the MRS result shows that the normal stress ( c Xx) in the Si substrate due 
to the Pb/Sn solder bump reflow process is in compression near the interface between 
the Si and the metal/passivation layers, both underneath and near the edge o f  the 
UBM layer. A maximum compressive stress o f  about 220 MPa was found near the 
edge o f the Pb/Sn bump due to the Pb/Sn, UBM layer and passivation depositions.
- 4 0 0
Length X (nm )
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Figure 5-42 The 2-D uniaxial stress o f the Pre-reflowed process sample.
Note that the negative sign and positive sign refer to 
compressive and tensile stresses, respectively (Ref#URS90b).
For the X-Y mapping (Fig. 5-42), Y is the distance from the interface between the Si 
and metal/passivation layers down to the backside o f wafer. Similar to the line (X) 
mapping result, the compressive stress builds up in the Si substrate underneath the 
Pb/Sn bump due to the Pb/Sn bump and the other metal processes. The stresses are 
reasonably uniform throughout the remainder o f the sampled Si.
The X and X-Y Raman mapping data o f the posi-reflowed process sample are 
illustrated in Figure 5-43 and 5-44, respectively.
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Figure 5-43 The Raman shift and calculated uniaxial stress in the p o st-  
reflowed process sample along the Pb/Sn bump cross-section 
(X direction) (Ref#URS81al).
30 40 so  60 70
Length X (pm)
Figure 5-44 The X-Y Raman mapping (2-D) o f  uniaxial stress in the p o st-  
reflowed process sample (Ref# URS91al).
The line (X) mapping result for the p o st-reflowed process sample (Fig. 5-43) shows 
that the Si at the interface with the metal/passivation layers near the edge o f  the 
Pb/Sn bump is in tensile stress with a maximum magnitude o f  about 250 MPa as 
indicated by Arrow b. The Si directly underneath the Pb/Sn bump is under 
compressive stress with a maximum magnitude o f  -1 0 0  MPa (Arrow c). This 
correlates well with the X-Y mapping data near the interface o f the Si-metal layers
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wafer between Pre- and /?osi-reflowed samples (Fig. 5-41 and 5-43) indicates that the 
stress in the Si wafer near the edge o f the Pb/Sn bump changes from compressive to 
tensile with a uniaxial stress maximum o f 250 MPa. Two explanations for o f  this 
occurrence could be (1) the Pb/Sn solder attached to the UBM/passivation layers 
becomes ball shaped after the reflow process (therefore, the thermal stress due to the 
CTE mismatch o f the Pb/Sn solder, UBM and passivation layers can generate greater 
stress through the Si wafer near the edge o f the Pb/Sn bump), and (2) a new  
intermetallic layer was generated during the reflow process, which correlates with 
the SXRT result (this intermetallic can be analysed using TEM/XRD measurement. 
The TEM result for this intermetallic layer will be described in the next section.
To compare the FEM and MRS results, the FEM data at the Si/metal interface was 
calculated back to an equivalent Raman shift using Eq. 5-1 and plotted along the X 
direction as illustrated in Figure 5-45.
Raman Experiment 
FEM
0 10 20  30 40  50 60  70 80 90 100
Pb/Sn cross-section, X (micron)
Figure 5-45 Comparison o f  the Raman shift (cm-1) between the micro* 
Raman experimental data and FEM data.
The MRS results and the FEM simulation illustrate that the tensile stress 
distributions in the Si wafer due to the reflow are o f the same order (-200-250 MPa,
i.e. Raman shift Aco « -0.6) near the edge o f Pb/Sn bump near arrow k. There is an
152
excellent correlation in the shape and distribution o f the strain induced Raman shifts 
near the edge o f the metal bump. To date the feature observed at X w 25 jim has not 
been accounted for, but is most likely related to the Al pad/Si3N 4 interface.
Jarujit Kanatharana
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5.4.4 X-Ray Diffraction (XRD) and Transm ission Electron Microscopy (TEM) 
Interm etallic Analysis
XRD was used to investigate any intermetallic layers, which may be generated 
during the thermal processing o f  the flip-chip reflow process. Due to the high 
absorption o f  the Pb/Sn solder bump, the x-rays could not enter through the interface 
area between those metal layers. Therefore, the etched potf-reflowed process sample 
(wafer no. 225, p o s t-rcflowed sample, etched back) was used in this study. SXRT o f  
this wafer was also illustrated earlier wherein we speculated on the generation o f a 
strain field imposed in the Si wafer due to intermetallic layers. The measurement 
was performed using a Philips X'Pert PRO X-ray diffractometer 
with a PW3040 generator (mppc) and a PW3050/65 goniometer. However, the XRD 
result revealed only Ti compounds.
Nevertheless, Intel has investigated the intermetallic layer using Transmission 
Electron Microscopy (TEM) [139]. It was found that a new intermetallic layer o f  
N^Sti* was created during the reflow process. The layer structure o f  the p o st-  
reflowed sample analysed by TEM is as follows [1391.
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5.4.5 An Analysis of BRST of Port-Reflowed Process Samples
As mentioned in Chapter 2, the XRT image is generated from two different kinds o f  
contrast mechanisms, i.e. orientational and extinction contrast. A simulation o f the 
BRST for the /?atf-reflowed process sample for both contrast mechanisms will be 
described, in order to determine the major contrast mechanisms in these topographs. 
A BRST image o f  the /?atf-reflowed process sample (15 minutes etching time) in 
Fig. 5-23 was chosen to perform the simulation in this study. The image is shown 
again Fig. 5-46. Again, the orientational contrast is indicated by Arrows g in Fig. 5- 
46. The geometry and dimensions are as in Figure 5-36.
Figure 5-46 BRST image o f the p o s t-reflowed process sample as a 
simulating prototype.
5.4.5.1 An Analysis o f  the extinction contrast
Several scientists have attempted to simulate the extinction contrast o f section 
topographs for both transmission and back-reflection geometries. This study 
simulates the BRST image using a lattice displacement (Hi) obtained from the FEM 
simulation as illustrated earlier in this chapter with several methods suggested as 
follows;
a. a plot o f g.H using the Meieran and Blech methodology [107]
b. a plot o f  cos (g.H) as per Howard and Schwuttke [113]
c. a plot o f strain gradient in terms o f effective misorientation in reciprocal
space [98].
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To simulate the extinction contrast o f the BRST o f the /?as/-reflowed sample in Fig. 
5-46, the impact o f a complete bump is considered in this study. Figure 5-47 is taken 
from the BRST image in Fig. 5-46. All simulated images will be compared to this 
image.
Location o f metal pad
Figure 5-47 A part o f  the BRST image o f  the p o s t-reflowed process 
sample (Fig. 5-46).
It is noted that a white region p occurs possibly due to the orientational contrast 
phenomenon, which has been explained earlier in this chapter. It could be possible 
that the lattice planes in that area are severely distorted leading to the 
misorientational lifted image region near the edge o f the Pb/Sn bump. Therefore, 
this white contrast from the orientational contrast (Arrows p) should not be taken 
into account during the simulation o f the extinction contrast.
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(a) A plot of g.H using the Meieran and Blech Method.
Meieran and Blech [107]-[110] showed that the diffracted intensity (I) recorded at a 
constant 20b can be related to the value o f g-H, where g = the diffraction vector and 
H = the Si lattice distortion. The relationship between the dot product value and the 
extinction phenomenon was explained in Chapter 2. However, Meieran and Blech 
used this theory to confirm the relationship only at the edge o f metal and oxide lines 
[108].
In this study, this relationship was extended to simulate the strain gradient in Si due 
to the Pb/Sn bump reflow process. The relationship between the diffracted intensity 
and the g-H calculation, where g is the diffraction vector, which is 3 3 9 in this case, 
and H is the lattice displacement, obtained from the FEM simulation at any given 
point. The matrix o f the g-H values is plotted in terms o f the black and white 
contrast, which is related to their nominal values, e.g. white contrast appears when 
g-H < 0, and black contrast appears when g-H > 0. However, colour was used in 
these plots as is clearly seen in this report, i.e. blue represents white contrast and red 
represents black contrast. A simulation o f the g-H calculations are illustrated in 
Figure 5-48(a) and (b).
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^-""LocationofPb/Sn
(a)
Location o f metal pad
ocation o f  Pb/Sn
(b)
Figure 5-48 The simulation o f  g-H using the Meieran and Blech model:
(a) Black and white contrast, and (b) Blue and red colours 
represent white and black contrasts, respectively.
i
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The BRST simulation in Fig. 5-48 shows that the strain fields near the top surface 
and the two most highly strained regions, i.e. near the Pb/Sn bump edge and the 
metal pad edge, are observed. The simulation image o f the g-H calculation (Fig. 5- 
48) shows that the image intensity near the Pb/Sn bump is quite similar to the BRST 
image in Fig. 5-47. However, the strain fields due to the metal pad are visible in the 
simulation image (Fig. 5-48), but could not be observed in the BRST image (Fig. 5- 
47). This simulation suggests that the extinction contrast, based on the g*H 
calculation, is not a major influence on this BRST image.
(b) A plot of cos (g.H) as per H ow ard and Schwuttke [113]
Howard and Schwuttke studied the relationship between strain gradients and the 
extinction contrast on oxide triangles on Si wafers. A compressive film generates a 
tensile stress at the substrate/film interface since the thermal coefficient o f expansion 
(CTE, a ) o f Si is higher than its oxide (asi > otsio2)- In addition, it was discovered
that the relative intensity at the oxide edges in the topograph varied with the sign and 
magnitude o f cos (g.H). The relationship is illustrated as follows:
(a) A negative sign implies the existence o f a weak contrast region between 
black and white contrasts, called gray contrast. The maximum o f gray is 
found when cos (g.H) = -1,
(b) A positive sign indicates a strong black contrast. The maximum black 
contrast is observed when cos (g.H) = 1,
(c) A white contrast is visible in the topograph if  cos (g.H) = 0.
This relationship was modified for use in the simulation o f the BRST image by 
calculating cos(g.H), where g is 3 3 9 in this case and H is the lattice displacement, 
obtained from the FEM simulation at any given point. The values o f cos (g.H) were 
plotted on a gray scale between white to black colour which is between -1  to 1 o f  
cos (g.H). The BRST simulation by the cos (g.H) calculation is depicted in Figure 5- 
49.
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Location o f Pb/Sn
Location o f  metal pad
(b)
Figure 5-49 The BRST simulation o f  the cos (g.H) calculation: (a) black 
and white scale, and (b) colour scale represents the black and 
white image.
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The black-white contrast range is not easily seen in this report. The colour scale is a 
better representation o f  the black-white contrast, wherein red and green colours 
represent black and white contrasts, respectively.
The simulation in Fig 5-49 shows that the strain fields in the Si wafer build up at the 
Si/metal interface near the edges o f the Pb/Sn bump and near the metal pad and the 
strongest black contrast is introduced in the middle o f  the Si underneath the Pb/Sn 
bump. This simulation seems to disagree with the BRST image Fig. 5-47.
(c) A plot of strain  gradient in terms of effective mis orientation in reciprocal 
space
This method is a traditional simulation o f the section topograph for both BRT and 
LAT techniques. It is based on the dynamical diffraction theory for a deformed 
crystal as defined by Authier [98], which was given in Chapter 2. The strain gradient 
at any given point in the Si is calculated using Eq. 5-5 [98] and is plotted as shown in 
Figure 5-49.
dJ ^ l ^  Eq. 5- 6
ds0 gcosO B ds0ds
where 60 (r) is the effective misorientation, g is the diffraction vector, which is 3 3 9
in this case, h(r) is the lattice displacement which is obtained from the FEM 
simulation, and so and Sh are the directions o f the forward diffracted and diffracted 
beams, respectively.
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Figure 5-50 The plot o f the strain gradients in terms o f the effective 
misorientation in the reciprocal lattice.
Figure 5-50 shows clearly that the simulation o f the extinction contrast using the 
strain gradients calculated with the dynamical diffraction theory disagrees totally 
with the experimental BRST image.
None o f the simulations o f  the extinction contrast using both kinematical and 
dynamical diffraction theories is perfectly matched to the experimental BRST image. 
This implies that the strain gradients in Si due to the reflow process presented in the 
experimental BRST image do not manifest themselves predominently via the 
extinction contrast mechanism.
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5.4.5.2 An Analysis o f  the orientational contrast
To understand the impact o f the stress on the Si substrate due to thermal processing, 
a simulation o f the orientational contrast in the back-reflection section topographic 
image is created. The simulation o f the orientational contrast in the BRST o f the 
p o s t-reflowed process sample is based on the calculation o f Rantamaki [106], In this 
case, the kinematical theory is used to correlate the orientational contrast in section 
topographs with the degree o f  distortion o f the lattice planes. It is assumed that the 
BRST is influenced by the orientational contrast only. Figure 5-51 shows contours 
of clear orientational contrast (solid line) in the Si substrate due to the Pb/Sn bump 
reflow process. The region indicated by Arrow g is an orientational contrast region 
due to severe distortion o f the lattice plane.
r
Figure 5-51 The BRST image o f the post-reflowed process sample. The 
lines represent possible contours o f clearly identifiable 
orientational contrast. Arrows q and r  are orientational 
contrast contours/features outside the Pb/Sn bump and 
underneath the Pb/Sn bump, respectively.
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The simulation o f  the orientation contrast in this study is based on the dimension o f  
the sample as illustrated in Figure 5-52. T is the sample thickness = 150 |im, tj is the 
depth from the back surface at which the lattice planes start distorting, x is the 
coordinate direction from the middle o f the Si underneath the Pb/Sn bump and A0(x) 
defines the misorientation o f the lattice plane with respect to the (001) plane.
In this study, the calculation and simulation method is modified from the theory in 
[106], which defines each misorientation (A 0) of the (001) plane as a function o f its 
position x via A 0 (x ). Therefore, the (001) plane at any given point i is rotated by A0j. 
To simulate the orientational contrast, the direction and orientation are defined as 
given in Figure 5-53.
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Figure 5-53 The direction and orientation o f the lattice plane for the 
orientational simulation.
It is assumed that A is in the [1 1 0] direction and B is the direction o f  the normal o f  
the reflecting plane (h k  I), which is the [3 3 9] direction in this simulation; Ba is a 
projection o f B on A and Aco is the tilt o f  the lattice plane around an axis parallel to 
A. Thus, F is the direction o f the distorted lattice plane (hr kr lr). The misorientation 
A0(x) o f the 3 3 9 plane with respect to the (001) plane from the BRST o f the post-
reflowed process sample due to the reflow process is calculated and shown in 
Equation 5-7.
A 0 (x )  = ^-cosh(2|x|) for lattice plane underneath the Pb/Sn bump,
and Eq. 5- 7
A 0 (x )  = ~ c o sh 2 (d  - \x\ ) ; |x| = d/2 for the lattice planes outside the Pb/Sn bump.
The simulation o f the orientational contrast calculated from Eq. 5-7 is illustrated in 
Figure 5-54. The image is similar to the main contrast distortion features in the 
BRST image from the experiment (Fig. 5-51).
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Location o f  the Pb/Sn bum p
X-coordinate (micron)
Figure 5-54 The sim ulation o f  the principal orientational contrast 
distortional features in the BR ST im age o f  the /?asi-reflow ed 
sample.
For the situation exam ined above, X R D  cannot exam ine the angle o f  the lattice 
d istortion due to the absorption by the Pb m aterial. How ever, the lattice
displacem ent can be obtained from  the FEM  results, w hich allow s one to estim ate the 
expected lattice d istortion o f  the Si (3  3 9 )  planes. The degree o f  m isorientation 
A0(x) obtained from  the FEM  sim ulation is illustrated in Figure 5-55. The figure 
shows high lattice d istortion in regions close the edge o f  the m etal pad (A rrow  s) and 
the edge o f  the Pb/Sn bum p (A rrow  u). H ow ever, the m isorientation near the m etal 
pad w as not visible in the BR ST im age as m entioned above in  this chapter. 
Therefore, the m isorientation near the edge o f  the Pb/Sn bum p is considered as the 
m axim um  m isorientation.
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Figure 5-55 A calculation, based on the FEM  sim ulation, o f  the 
m isorientation A0(x) o f  the 3 3 9 planes in the Si substrate o f  
the /m si-reflow ed process sam ple due to the reflow  process.
A  plot o f  the m isorientation o f  the (3  3 9 )  lattice planes to the edge o f  the Pb/Sn 
bum p is also calculated from  the FEM  sim ulations and is depicted in Figure 5-56. 
The lattice distortion is show n only at the edge o f  the bum p since it gives the 
m axim um  degree o f  m isorientation, A0max.
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misorientation angle (d eg rees)
Figure 5-56 The m isorientation o f  the (3  3 9 ) Si lattice plane at the edge
o f  the Pb/Sn bum p (X = 60 fim), as a function o f  depth into 
the Si, due to the reflow  process.
From  Fig. 5-56, it appears that the m ost severe distortion o f  the lattice planes occurs 
near the Si/m etal layer interface w here T  =  140-150 jam. This A0max o f  about 0.027° 
(0.4 m rad) is larger than the beam  divergence (« 0.0238 m rad). Therefore, this is the 
prim e candidate for the upw ard orientational contrast streak near the edge o f  the 
Pb/Sn bum p in the experim ental B R ST im age (Fig. 5-51).
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5.5 Conclusions
The stress distributions in Si substrates due to the reflow  process and U B M  etching 
tim es were observed using synchrotron x-ray topography. It was found that after the 
reflow  process, the x-ray topographic extinction and orientational contrasts w ere 
greater in areal dim ension. In addition, a shear stress m agnitude o f  the order o f  100 
M Pa was observed via orientational contrast. These w ere attributed to the elevated 
tem peratures used in the reflow  process. A fter the rem oval o f  the Pb/Sn bum ps, the 
orientational contrast due to the severe strain fields could not be observed in the 
topographs. This confirm ed that the reflow  process was one o f  the m ajor sources o f  
strain fields in the Si substrate. In addition, the shear strains sim ulated from  FEM  as 
well as the uniaxial stress data from  M RS show  sim ilar results w ith respect to the 
SXRT m easurem ents.
It is also found that after the reflow  process, w hen the UBM  etching tim e was 
increased from 15 to 25 m inutes, the stress distributions in the Si substrates were 
visible via x-ray topography and w ere o f  the order o f  m agnitude o f  100 M Pa. 
H ow ever, for the 30 m inutes etching tim e, no orientational contrast was observed in 
the BR ST image. This suggests that the strain fields in Si substrate are now  sm aller 
and this could be due to the residual UBM  layer and som e passivation layers being 
etched o ff  the sam ple.
The X R D  m easurem ents w ere perform ed on the etched back, p o s t-reflow ed process 
sam ple and the com pounds betw een N i and Ti w ere visible. This confirm ed that the 
stress im posed on the Si substrate represented by the orientational contrast in Figure
5 -3 1(c) is generated from  the Ni and Ti in U B M  layer. TEM  revealed that several 
N i, Sn and V com pounds w ere found at the U B M /solder bum p interface. N isSru is a 
m ajor interm etallic phase after the reflow  process and this new  interm etallic 
com pound could be a m ajor strain source in the Si substrate. Thus, it can be 
concluded that the m ajor sources o f  the strain field after the reflow  process are the
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Pb/Sn m aterial w hich covered the U B M  layer after reflow  and the interm etallic 
m aterials w hich are generated during the elevated tem perature steps.
M RS result showed that the uniaxial stress (axx) changed from  com pressive stress o f  
100 M Pa to tensile stress o f  300 M Pa after the reflow  process. The ax x  o f  the FEM  
data w ere calculated back to R am an shift and com pared to the M RS data. It is found 
that the FEM  result correlates w ell w ith  the M RS result.
An exam ination o f  possible contrast m echanism s w as carried out on the BR ST 
im ages o f  the p o s t-reflow ed process sam ple using both  kinem atical and dynam ical 
theories to understand the lattice plane behaviour. It is found that the extinction 
contrast is not a m ajor influence in the BRST image. On the other hand, the 
sim ulation o f  the orientational contrast exhibited that the lattice distortion calculated 
from  the topograph corresponded to that calculated from  the FEM  result and the 
sim ulation could explain  the Si lattice plane distortion after the elevated tem perature 
o f  the flip-chip reflow  process.
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CHAPTER 6 COPPER METALLIZATION PROCESS 
INDUCED STRESS IN SILICON SUBSTRATES USED IN 1C
PROCESSING
Since the 1960s, the use o f  sem iconductor devices increased significantly as a result 
o f  im provem ents in term s o f  m iniaturization (m ore devices packed on the die), better 
perform ance (higher speed), h igher functionality in the chip and low  effective costs. 
This is partly a result o f  the im provem ents in m aterials processing such as device 
insulators and m etals. Basically, the m aterial w hich is selected to be the m etal 
interconnect should have low  resistivity  and a low  tem perature coefficient o f  
resistance. In addition, the m etal should be easy to  deposit on a planar surface w ith a 
high deposition rate, be easy to etch and planarize, be oxidation and corrosion 
resistant, (i.e. low  chem ical reactivity), be m echanically  stable, (i.e. low  stress and 
high stress m igration resistance), possess a high m elting point for high 
electrom igration resistance, be com patible w ith  encom passing m aterials, be 
environm entally safe m aterial during processing and use, and be reliable and cheap 
[144].
6.1 Copper Metallisation in IC Processing
M any researchers have studied the m etal m aterials to replace the alum inium  (Al) 
alloy m etallisation in IC devices. Copper is poised to take over as the m ain on-chip 
m etal for m any IC applications due to the circuit speed advantage resulting from  the 
higher electrical conductivity  o f  Cu. This can be explained by the so-called RC tim e 
delay (resistance (R) and capacitance (C)), w hich affects charge carrier transport in 
the device [143]. The RC delay is given by
Ku, ( 0  = Ku, (m axim um )[l -  e x p (- i  /  tfC )] Eq. 6- 1
w here V out(t) is the output voltage o f  the circuit, t is tim e. W hen t = RC, 'V O U t ( t )  
achieves a value o f  63.2 % o f  the value o f  the Y 0Ut(niaxim um ). Thus, the RC delay is
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considered as the tim e w hen the output voltage is equal to 63.2%  o f  the m axim um  
output voltage. R  and C are the effective total resistance o f  the m etal interconnect 
and the capacitance associated w ith the interlevel dielectric, respectively.
Jn a m odem  IC device, m ultiple layers o f  m etal lines are used with an insulating 
layer betw een the lines. This insulating layer is called the interlevel dielectric (ILD) 
layer. The ILD layer provides both  horizontal and vertical isolation o f  the m etal line 
in one layer from  those in the next line. To estim ate the RC tim e constant, the 
resistance o f  the in terconnect and the capacitance o f  the ILD layers are related to the 
m etal dim ension. The geom etry o f  both m etal line and ILD layer is show n in Figure
6- 1.
(a)
Figure 6-1 (a) conductor and (b) capacitor [143].
From  Fig. 6-1, the resistance o f  the m etal layer is
R = —  = —  Eq. 6- 2
Am W}m
where p is the m etal resistivity, 1, w  and tm are length, w idth and thickness o f  the 
interconnect, respectively, and A m is the cross-sectional area [153]. The capacitance 
o f  the inter-m etallic level dielectric is given by
C = £1LDs 0A / H  Eq. 6- 3
where e0 is the perm ittivity  o f  free space =  8.8 x 10 '12 N -C /m 2, 8ild is the dielectric 
constant o f  the interlevel dielectric layer (ILD) and H is the spacing betw een adjacent 
conducting m etal layers.
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The electrical resistance (R ) o f  the metal interconnect line and the capacitance (C) 
betw een metal lines can be used to estim ate the RC tim e constant for a single metal 
line. For a m ultilevel m etallisation stack, the layout dim ension and electrical 
representation o f  the stack are show n in Figure 6-2.
M etal Level N- 
(a)
C VJ
M etal Level N-
(b)
F igure  6-2 (a) dim ension and (b) electrical representations o f  3 layers o f
metal in m ultilevel interconnect device. The m etal line in 
level N is separated from the m etal line in level N + l and N -l 
by the ILD w ith thickness H. It is noted that t = thickness, w 
= width and 1 = length o f  the m etal line in level N. P is the 
m etal pitch and the spacing betw een adjacent lines is x. For 
the electrical representation, the capacitance o f  the ILD layer 
is com posed o f  a lateral capacitance associated w ith the 
adjacent lines in the sam e level and a vertical capacitance 
associated w ith the m etal lines in  levels N + l and N -l [ 143].
The RC tim e constant from Eq. 6-1 and 6-2 can be given by ( 143J
RC = R(C , + C , )  = 2 p {— )(*,„,*, + - )
wt H  x
Eq. 6- 4
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It is assum ed that (a) the m etal w idth is equal to the space betw een the m etal line, 
thus the m etal line pitch, P =  2w; (b) the m etal thickness, t, is equal to the ILD 
thickness, H. Eq. 6-4 can be reduced to
R C  = 2 p £ ILDs 0 "p”) ^
Eq. 6-5 is a vital equation for the estim ation o f  the RC tim e constant. From  Eq. 6-5, 
one can see that the RC tim e constant can be reduced by m aking the line length (I) as 
short as possible and using a m etal w ith a low er resistiv ity  and an ILD w ith  a lower 
dielectric constant [143].
Therefore, the effect o f  m etal thickness, m etal linew idth and ILD thickness on the 
m etal pitch is a m ajor concern for device perform ance. Figure 6-3 [181] shows the 
theoretical advantage o f  copper over alum inum  in an interconnect. Theoretically, a 
copper and low  K  dielectric interconnect at 0.1 m icrons w idth will offer 
approxim ately the sam e delay as an alum inum  and SiC>2 interconnect at the present 
generation. It is observed that w hen the m etal line w idth decreases, the RC increases 
significantly. This is because the increase o f  the m etal resistance is faster than the 
decrease o f  capacitance, thereby lim iting the effective speed o f  the device. 
Therefore, shrinking the A l-alloy interconnect m etal in cross section, results in 
increasing the m etal delay and in slow er device speed [141].
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INTERCONNECT SPEED/PERFORMANCE RELATIONSHIP
microns
F ig u re  6-3 RC constant versus linew idth for A lC u and Cu [181 ].
A  com parison o f  the m aterial properties o f  A1 and Cu is given below:
(a) Resistivity
C opper has the second low est resistivity o f  any non-superconductor, the data for 
w hich is show n in Table 6-1. A lthough Silver (Ag) has the low est resistivity, it has a 
poor adhesion to com m on dielectric m aterials, high diffusion into SiC>2 and high 
electrom igration failure. Thus, Ag is not suitable for IC applications [142]. The next 
best choice is Cu, w hose resistivity  is very close to  that o f  S ilver (Ag) and it is a  cost 
effective choice. In addition, com pared to Al, C u has about a 37%  reduction in 
resistivity.
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Table 6- 1 The resistivity  o f  m etals used in electronic applications [141].
M aterials Resistivity @  18-20 °C in 
Ohm-cm x 10‘6
Al, Pure 2.87
Al, 99.6% 2.83
Au, Pure 2.44
Cu, Pure 1.69-1.77
Ag, 99.98% 1.59-1.63
W 5.6
Since the resistivity o f  C u is ~  40%  low er than that o f  A1 and -5 0 %  low er than A lC u 
(0.5%  atom ic percent Cu), the speed lim it is increased proportionally  by changing 
over from  A1 to Cu. Therefore, sm aller Cu lines can carry the same am ount o f 
current, resulting in tighter packing densities, thinner m etal layers and few er m etal 
levels required [152].
In general, a  does no t depend on the m etal dim ension. How ever, in the case o f  a 
continuous th in  film , R  can depend on tem perature, film  thickness, crystallinity, 
defect structure, stress, etc. It is found that the appearance o f  stress and 
defects/dislocations in copper m etallisation increases the resistivity  [144]. 
D islocations tend to invoke electron scattering at the surface, resulting in an increase 
o f  the m etal resistivity. Stress induces a phonon-electron scattering condition in the 
crystal lattice, w hich is different from  the unstrained lattice and increases the 
resistivity [145].
(b) Oxidation
A lum inium  reacts v iolently  w ith oxygen and form s AI2 O 3 , w hich is very stable and 
adherent to the m etal surface. In addition, its oxidation and diffusion rates are very 
slow. This physical process is called self-lim iting oxide grow th or self-passivation
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[142]. This oxide layer acts as a barrier to the oxidation and also as an effective 
diffusion barrier for A 1 itse lf for m ass transport. In contrast, w hen Cu is oxidized, it 
form s a m echanically  w eak oxide w ith poor adhesion on the m etal surface. Thus, the 
oxide o f  Cu cannot be used as a pro tection  as is the case for AI2O3. In addition, the 
Cu diffuses quickly through dielectric layers such as silica glass and polym ers, and 
can easily dam age the Si device. It is thus know n as a “lifetim e killer” [142] and the 
Cu m ust be kept aw ay from  the Si substrate.
(c) E lectrom igra tion  p erfo rm a n ce
Electrom igration (EM ) is an atom ic-scale phenom enon occurring w hen the conductor 
is subjected to high current densities at operating conditions. The m oving electrons 
that constitute electrical current collide with the conductor atom s leading to 
m om entum  transfer (electron w ind effect) and atom  m ovem ent, and tend to push the 
ionised atom s in the d irection o f  the electron flow  w hen the atom ic diffusion o f  the 
conducting m aterial is high leading to m ass transport o f  the atom ic flux [143][144].
Fundam entally, EM  failure is quantified by the B lack equation [144]
f 50 = Aj~2 e x p ( ^ )  Eq. 6 - 6
k T
where tso is the EM  failure tim e o f  the order o f  50 percent, A  is a constant depending 
on interconnect m aterial and processing detail, k is B oltzm ann’s constant (k = 1.38 x 
10' J/°K ), T is the tem perature in K elvin  and AH is the activation energy for
diffusion along the pathw ay. It has been reported that the Cu is m ore resistive to 
eletrom igration (EM ) than A1 alloys [142]. This is correlated w ith the m elting point 
o f  m etals w ith sim ilar crystal structures, w hich in the case o f  both  A1 and Cu is the 
Face-C entred Cubic (FCC) structure [142]. Therefore, the activation energy is 
proportional to the relative absolute m elting points, w hich are 659 °C for pure A1 and 
1082 °C for pure Cu, respectively [141]. M any experim ents w ere perform ed in Ref.2 
and Cu was found to have a h igher resistance to E M  than Al. H ow ever, it is reported 
that the EM  tim e varied w idely in the Cu lines. In addition, for narrow  lines, the t 5 0
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lifetim e o f  A1 alloy lines w as better than those fabricated with C u m etallisation 
[142]. The EM  perform ance depends greatly on texture and grain size, and on the 
direction o f  current flow. Table 6-2 illustrates the relationship betw een EM  tests and 
C u m etal grain size [146].
Table 6-2 R elationship betw een EM  perform ance and Cu m etal grain 
size for chem ical vapour deposition (CV D ) Cu (200), (111) 
and electroplated (EP) C u (111) film s [146].
Film  types Barrier
Layer
Grain 
size (|im )
AH (eV ) tso (hours) @ 2 0 0  
°C, 8  M A /cm 2
CV D (200) Ta, TiN, 
TiW
0.34 0.81 19
CVD (111) Ta, TiN, 
TiW
0.29 0 . 8 6 83
EP Cu (111) Ta 1.05 0.89 278
From  Table 6-2, it is seen that EP Cu perform s better than  the others because o f  a 
larger grain size.
(d) Mechanical Strains and Stresses
M echanical strains and stresses are a m ajor concern in IC processing. They have a 
large effect on the m anufacturing reliability and the properties o f  devices. Besser 
[149] com pared the m echanical stress obtained in A1 and Cu interconnect lines o f  
0.18 ^m  logic technology using the x-ray diffraction technique. It w as found that the 
m echanical stresses o f  dual dam ascene patterns w ith  inter-level dielectric (ILD ) 
layers w ere m uch sm aller in the Cu (286 M Pa) than A1 (411 M Pa) because stress- 
induced voiding m ay be less prevalent in Cu lines. This result is sim ilar to 
K asthurirangan et al. [150]. Sullivan [146] m entioned that the stresses in Cu 
m etallisation w ith  a low -k dielectric ILD layer w ere m uch sm aller than those w ith
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the higher-k silicon dioxide dielectric, prim arily because o f  low er therm al 
conductivity and low er m echanical strength.
6.1.1 Dual-Damascene Patterning
The D am ascene process involves the etching o f  a trench pattern  into a dielectric, the 
b lanket deposition  o f  m etallisation and the rem oval o f  the excess m etal outside the 
trench by C hem ical-M echanical P lanarisation (CM P), leaving only the m etal in the 
dielectric. This w as first patented by IBM  [144]. D ue to the low  volatility  o f  the by­
products in the reactive ion etching (RIE) o f  Cu, a D am ascene pattern (or in-laid 
m etal) is required. The first reports on the use o f  copper in m icroelectronics 
applications w as presented by D.T. Price [144], and is based on a dual-dam ascene 
pattern. The process steps for the single and dual dam ascene processes are shown 
in Figure 6-4.
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(1) V ia pattern on insulator
— Insulator 
Substrate
(3) CM P
(4) Insulator deposition and patterning
(6) CM P
( 1 ) T rench and via pattern
(2) Cu deposition
(3) CM P
(a) (b)
F ig u re  6-4 (a) Single D am ascene and (b ) Dual D am ascene process
outline [144].
In the single dam ascene process, the via (the linkage hole betw een the dielectric 
layer from one m etal layer to another filled w ith a m etal conductor) and interconnect 
ILD etching and chem ical-m echanical planarisation (C M P) are perform ed 
individually. Thus two separate m etal deposition and C M P  steps are needed in the 
process. In the dual dam ascene process, the vias and interconnect are processed with 
in-order patterning and are then follow ed by a m etal deposition  and CM P. Using this 
technique, the process is sim ple and costs are kept low  as  only one m etal deposition
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and CM P is required. In addition, it is reported that this technique has less im pact on 
the resolution, linew idth control, alignm ent tolerance, etc [144]. However, the 
process had not been carried out in production until M icron Sem iconductor, 
A dvanced M icro D evices and SEM A TEC H  show ed the possib ility  and benefit o f  the 
dual dam ascene pattern with Cu interconnect in m aking production, low  Cu 
contam ination, devices [144], [151]. It is noted that the dual-dam ascene pattern in 
Fig. 6-4 (b) is based on the use o f  a silicon oxide dielectric and the deposition o f  a Cu 
seed layer is not m entioned. The process steps are slightly m odified w ith a different 
dielectric layer, i.e. polym er ILD due to a change o f  the m aterial properties [144].
6.1.2 Copper and barrier layer deposition
Three m ethods have been used to deposit the Cu, nam ely Physical V apour 
D eposition (PVD), Chem ical V apour D eposition (CV D ) and Electrochem ical 
D eposition (ECD). H ow ever, since the Cu m etallisation sam ples used for stress 
characterisation w ere deposited by PV D  and ECD, only these two techniques will be 
described in this thesis.
6.1.2.1 Physical Vapour Deposition (PVD)
This technique is classified into three m ethods; (a) evaporation using a filam ent or an 
electron gun, (b) DC m agnetron, RF m agnetron or reactive sputtering, and (c) 
m olecular beam  epitaxy (M BE). In this study, Cu is deposited using a planar DC 
m agnetron sputtering m ethod; therefore only sputtering deposition o f  the Cu will be 
described here.
The basic principle o f  all m agnetically  enhanced sputtering techniques was invented 
by Penning and further developed by K ay and others [182]. V ossen [182] has 
sum m arized this technique as briefly given here. The planar m agnetron w ith either 
D C or R F sputtering is com prised o f  a p lanar carthode w ith  the essential addition o f  
perm anent m agnets directly behind the cathode. The planar cathod (sputtering
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source or target) is parallel to an anode surface, usually grounded, that serves as a 
substrate holder. A  sim ple geom etry for DC m agnetron sputtering is a disk-shaped 
cathode having a toroidal plasm a ring facing and parallel to a fixed p lanar substrate 
holder. A n alternative geom etry is a rectangular (or oval) cathode in conjugation 
with a m eans w hereby the substrates are m oved continuously in a direction 
perpendicular to the cathode w idth during deposition. The im portant parts o f  the 
planar m egnetron sputtering are m agnet, insulation, cathode and anode placem ent.
M agnet arrangem ents can be varied considerably. The only lim itation for the m agnet 
geom etry is that at least one closed path w here the m agnetic field lines are parallel to 
the cathode surface. The m axim um  transverse com ponent o f  m agnetic field in front 
o f  the target is com m only in the range o f  200-500 G. In general, the m agnetic field 
should enter and leave the target to the target face to avoid sputtering from  the target 
edges and m axim ize the transverse field com ponent.
The insulation or cathode shielding is to separate the cham ber swall and the cathode. 
It is divided into 2 basic designs; (a) the cathode and shielding are totally w ithin the 
deposition vacuum  cham ber w ith  pow er and coolant brought in v ia vacuum  
feedthroughs. The advantages o f  this design are that the cathode can be readily 
retrofitted to an exiting vacuum  system  and it can be placed to deposit in any 
direction. The disadvantages are that the system  requires vacuum  feedthoughs for 
coolant and high voltage. Slight leakage can cause a failure o f  the sputtering, (b) the 
cathode and surrounding electrical insulator form  part o f  the vacuum  cham ber wall 
so that high-voltage connections and coolant seals are outside the vacuum  cham ber. 
The advantage o f  not requiring vacuum -to-coolant seals i f  a cathode backing plat is 
em ployed. In contrast, a design o f  the cathode assem bly o f  the deposition cham ber 
wall is the disadvantage o f  this design.
The cathode assem bly com prises o f  the source m aterial, typically  3-10 m m  thick, 
bonded to a backing plate. It m ust have a good therm al conductivity through its 
thickness. C athode cooling in the planar m agnetron sputtering system  is critical due
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to the high pow er dissipation at the cathode. W ater is usually  used as a coolant to 
m aintain a low  cathode tem perature.
The auxiliary anode has been stated to be effective in avoiding eletron bom bardm ent 
o f  the substrate. It was reported that the anode placem ent is significantly affected to 
the sputtering perform ance. The anode m ust be placed near the regions where the 
m agnetic field enters the cathode.
The planar m agnetron sources are com m only operated in argon at a pressure o f  1-10 
m Torr and at cathode voltage potential o f  300-700 V. Thus, current density o f  4-60 
m A /cm  and pow er densities o f  1-36 W /cm  are found in this condition [182].
Using the sputtering m ethod, the Cu yield (atom s o f  copper sputtered per argon ion) 
is am ong the h ighest for m etals. It is reported that the sputtering yield o f  Cu is about 
2.8 com pared to a sputtering yield o f  1.2 for A1 at a 600 eV argon ion energy [144]. 
Generally, the Cu interconnect is sputtered at a base pressure o f  about 5 x 10'7 Torr. 
W ith a DC m agnetron and argon as a sputter gas, film s are obtained w ith as- 
deposited resistivities o f  approx. 2.0 |iQ -cm . This m ethod can deposit high-purity 
Cu w ith low -aspect ratios (ratio o f  height o f  the line to the w idth o f  the line). Three 
sputtering m ethods w ere presented by Rossnagel [147]and Singer [148] for filling 
trenches and via. These are (a) collim ated sputtering in w hich directional deposition 
is obtained using a collim ator betw een the target and substrate to filter the sputtering 
atom s from  unaccepted angles; (b) ionised m agnetron sputtering by using an 
internally placed inductively coupled RF antenna to generate the atom  ionisation, 
thus attracting these atom s to a biased substrate; and (c) sputtering on heated 
substrates to allow  reflow  o f  the sputtered atom s along the substrate surface.
D uring sputtering, the surface o f  a grow ing coating is bom barded by ions from  
adjacent plasm a, an independent ion source, sputtered atom , and especially  high 
energy o f  neutral w orking gas atom s (as high as several hundred ev). The 
bom bardm ent from  such high energy can result in a m acroscopic grow th voids and 
also a num ber o f  sm all voids in the m etal film. The presence o f  voids in a m etal film
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has lead to a generation o f  tensile stress, thus resulting in a com pressive stress in 
silicon substrate [183].
How ever, the stress behaviour o f  sputtered films is quite com plex. It is well know n 
that argon pressure has p layed an im portant part on the stress behaviour [184]. The 
transition from  com pressive to tensile stress occurred w ith an  increase o f  argon 
pressure. The transition o f  the stress can be explained as follows. A t low pressure, 
there are few  collisions w ith in  plasm a; therefore, sputtered copper atom  and reflected 
argon neutral atom s reach the substrate with high energy. As a result, the atom s in 
the film  are driven closer together by those atom s being im planted and this is 
believed to generate com pressive stress in a film. This m echanism  is know n as 
“atom ic peening” . A t high pressure, the sputtered atom s will have m ore collisions 
w ith atom s in the background gas, thus they reach the substrate w ith low energy. 
W ithout sufficient energy, the peening m echanism  cannot take place. Therefore, 
voids rem aining from  the nucleation stage o f  the film  grow th cannot be filled. These 
can lead to colum nar m orphology. It is believed that the film  contracts w hen isolated 
colum nar grains attem pt to fill the void betw een them  and form  direct grain 
boundaries. W hen each colum nar grain m oves closer to one another, the film  
attem pts to contract on the substrate. H ow ever, the film -substrate bond prevents 
contraction thus causing the film  to go into a tensile state [184].
6.1.2.2 Electrochemical Deposition (ECD)
Electrochem ical deposition (ECD ) for both electroless and electroplating is proving 
to be very useful and popular for Cu m etallisation. It is a sim ple m ethod, and 
com bines low cost, low processing tem perature, high quality deposition, good 
via/trench filling ability and is reliable in production [144]. The em phasis o f  this 
study is on electroless plating o f  C u and the induced strains in Si substrates during IC 
processing (Chapter 1). Therefore, an understanding o f  the electrochem istry o f  Cu is 
necessary. M ost chem ical and electrochem ical stabilities o f  the m etal are explained 
in term s o f  the reaction free energy and charge transfer [146]. The explanation for
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electroless Cu deposition  is divided into electrochem istry, kinetics, and 
therm odynam ics o f  the reaction.
(a) Electroless Cu electrochemistry
The electroless deposition o f  Cu can occur sim ultaneously by two reactions, these 
being an oxidation reaction o f  a reducing agent (anodic reaction) or a reduction 
reaction o f  the Cu ions on a catalytic surface (cathodic reaction). For deposition to 
occur the redox potential, E(V), o f  the reducing agent m ust be m ore negative than 
that for the m etal being deposited [154], but not too different since the m etal film 
m ight be deposited spontaneously in the solution. It has been reported that the 
reducing agent for electroless Cu deposition in very large scale integration (VLSI) 
applications can be form aldehyde, di-m ethylam ine borane (D M A B ) and glyoxylic 
acid [154]. The m ost popular reducing agent is form aldehyde. The anodic reaction 
o f  form aldehyde and the redox potential is given by
H C O H  + 2 OH~ ->• HCOO~  + ^ H 2 +e~  Eq. 6- 7
and E(V ) =  0 .32 -0 .12pH. It can be seen that the E(V ) o f  this equation becom es m ore 
negative w hen the pH  o f  the electroless deposition  solution is increased. The 
cathodic reaction and its redox potential are
C u 2+ + 2e —> Cu  Eq. 6- 8
and E(V) = 0.345, respectively. Therefore, the overall reaction is given by
C u 2++ 2H C O H  + 4 0 H ~  ->  Cu + 2 H C O O ' + 2 H 20  + H 2 Eq. 6 - 9
It is also reported that the therm odynam ic driving force for the Cu deposition
becom es greater as the pH  increases [155]. How ever, at elevated pH  values in the 
Cu solution, the Cu precipitates in the bath. To prevent this phenom enon, a 
com plexant such as ethylenediam inetetraacetic acid (ED TA ), m alic acid (M A L) or 
tartrate (Tart) is added to the solution as a com plexing agent. The selection and
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concentration o f  the com plexing agent m ust be taken into account because i f  the 
m etal com plex is too strong, there are not sufficient free C u ions available for the 
deposition. ED TA  is m ost com m only used in V LSI applications since the com plex 
o f  ED TA  and the Cu ion also reduces the redox potential difference betw een the 
anodic and cathodic reactions [154]. The cathodic reaction and the redox potential o f  
the ED TA  and Cu ion are given by
[CuEDTA]2'  + 2e~ ->  Cu  + E D T A 4- Eq. 6- 10
and E(V) = -0.216, respectively.
Therefore, the overall reaction at the catalytic surface is
[CuEDTA]2- + 2 H C H O  + 4 0 H '  ->  Cu  + H 2 + 2 H 20  + 2 H C O O ' + E D TA 4"
Eq. 6- 11
The reactions o f  form aldehyde in the aqueous solution can be presented in several 
different form s. U nder alkaline conditions, the form aldehyde is alm ost com pletely 
hydrated as a m ethylene glycol as show n in Eq. 6-12 [155]
H C H 0 + H 20  ->  C H 2(O H 2) Eq. 6 -1 2
This hydrated form  is a w eak acid and dissociates to a m ethylene glycol anion as in 
Eq. 6-13
C H 2(O H 2) ->  C H 2( 0 H ) 0 ~  + / r  E q .6 -1 3
and/or reacts w ith hydroxide anions, w hich also generates a m ethylene glycol anion
C H 2(O H 2) + O H - C H 2(0 H ) 0 ~  + H 20  Eq. 6- 14
From  Eq. 6-13 and 6-14, the m ethylene glycol anion is found to be the m ain 
com ponent in the alkaline form aldehyde solution [154], and this anion plays a vital 
role in the electrochem ical reaction on the catalytic surface such as Copper (Cu), 
Silver (Ag), Palladium  (Pd), P latinum  (Pt), Gold (Au), etc. It is noted that the 
subscript “ads” is defined as the atom  or anion being adsorbed on the catalytic 
surface.
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C H 2 (O H )O ' C H ( 0 H ) 0 ; d s+ H ilils E q .6 -1 5
and
C H {0H )0~ads + O H ' H C O O ' + H 20  + e~ Eq. 6- 16
The dehydration o f  the form aldehyde in Eq. 6-15 is catalysed by the m etal (catalytic 
m etal) at w hich the process takes place. Thus, the reaction o f  the hydrogen atom  on 
the catalytic surface (H ads) depends on the catalytic m etals em ployed such as
H ads+ O H ~ H 20  + e~ for Pt, Pd Eq. 6 -1 7
or
2 H ads H 2 for Ag, Cu and Au. Eq. 6- 18
Thus, the overall reaction o f  the form aldehyde oxidation can be either
H C H O  + 30H ~  HCOO~  + 2 H 20  + 2e~ Eq. 6 -1 9
or
2H C H O  + AOH~ ->  2H C O C T  + 2 H 20  + H 2 + 2e~ Eq. 6 -2 0
In a highly alkaline solution (pH > 12), the form aldehyde dissociates during w hat is 
called a C annizzaro reaction [154]:
2 H C H O  + OH ~ H C O O ~ + C H 3O H  Eq. 6 -2 1
The rate o f  this reaction increases w ith  pH and tem perature. W hen the tem perature is 
higher than 70 °C, the C annizzaro reaction rate is 3-4 tim es faster than the norm al 
deposition reaction (Eq. 6-11). Therefore, the integrity o f  the reaction is lim ited 
w hen the reaction occurs at tem peratures h igher than 70 °C, resulting in instability  o f  
the solution bath. This issue is solved by adding additives to the solution bath, w hich 
w ill be described later in this chapter.
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The Cu/ED TA  reaction path is given by
CuEDTA  2‘ ->• C u E D T A ^  Eq. 6-22
C u E D T A h  + e - -»  C u E D T A ^  Eq. 6-23
C u E D T A h  + e~ ->  C u E D T A ^  Eq. 6-24
C u E D T A ^  ->  Cu + E D T A ^  Eq. 6-25
The Cu2+ can be reduced by the reducing agent to Cu+. The reaction is given below: 
2C u u  + 5 0 H -  + C H 20  Cu20  + H C 00~ + 3 H 20  Eq. 6-26
This reaction is not catalysed, resulting in an uncontrolled reaction and 
decom position o f  the Cu deposition [154].
(b) Electroless Cu deposition kinetics
The overall reaction rate law  for Eq. 6-10 can be w ritten by [154]
r  =  K [C Cul+ ]a[C hcho}b{CQH_ ] c[C EDTAi_ ] rf ^  6-27
where K  is the observed rate constant at a given tem perature and a, b, c and d are the 
reaction orders for the reactants. [C Cu2+] 5 [C hcho] , [C o h -] and [C Edta4~] are the 
concentrations o f  the copper ion, form aldehyde, hydroxide ion and com plexing 
agent, respectively [156]. The reaction rate (r) in Eq. 6-27 is a function o f  
tem perature, w hich com plies w ith  the A rrhenius equation as
r = A -  e x p (-A £  / R T ) ■ CMG_ Eq. 6- 28
w here A is the A rrhenius pre-exponential factor, AE is the A rrhenius activation 
energy, R  is the gas constant and C m g ’ is the concentration o f  the m ethylene glycol 
anion w hich is an interm ediate form  o f  the form aldehyde. To first order w ith  respect 
to the m ethylene glycol anion and to zero order for all o ther com ponents, an
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activation energy o f  60.9 K J/m ole was estim ated [154],[155]. It is noted that the a, 
b, c and d values are dependent on the condition o f  the electroless Cu bath. For 
instance, when [Ccu2+] = 0.015-0.1 m ol/litre, [C hcho] = 0.05-0.5 m ol/litre, [C0h ] =
0.07-0.3 m ol/litre and [C e d ta 4 ] =  0.03-0.4 m ol/litre and the tem perature is 50 °C, the 
reaction orders o f  a, b, c, and d are 0.78, 0.13, 0.02, and 0.02, respectively 
[154],[156].
(c) Additives fo r  Electroless Cu deposition
A dditives to the electroless Cu solution can affect (i) the stability  o f  the solution, (ii) 
kinetics and m echanism s o f  the m etal grow th process, (iii) structure and m orphology 
o f  the m etal deposited, and (iv) purity  o f  the m etal layer [157]. As m entioned above, 
Cu deposition is possible in an alkaline solution; therefore com m on chem icals such 
as sodium  hydroxide (NaOH ) and potassium  cyanide are added to increase the pH o f 
the solution. How ever, sodium  and potassium  ions can accum ulate in silicon 
dioxide, resulting in changes to its electrical properties. It is know n that the sodium  
concentration m ust be lim ited to be less than 109 cm '2. M any researchers have found 
that Tetra-m ethyl-am m onium -hydroxide (TM A H ) is the best alternative for Cu 
m etallisation in V LSI/U LSI technology [154]. A stabilizer is one o f  the m ost vital 
additives to the electroless C u bath. It is used to prevent the spontaneous 
decom position and deposition o f  the m etal film  in the solution by controlling the rate 
o f  nucleation in the solution and the behaviour o f  the nucleus, e.g. its dissolution. It 
is noted that the nucleation o f  the electroless Cu probably occurs during the reaction 
o f  Eq. 6-26. The critical radius o f  nuclei (r*) is given by [154]
r '  = 2y v ![n F {E ME -  E ^ ) ]  Eq. 6- 29
where y is the surface tension o f  the m etal-solution interface, v is the m olar volum e 
o f  the m etal, n is the num ber o f  electrons used in the redox reaction, F is the Faraday 
constant, and E me and E red  are the redox potential o f  the cathodic (m etal) and anodic 
(reducing agent) reactions, respectively. W hen the m etal nuclei form ed in the 
solution are larger than the critical nuclei (r*), instability and spontaneous
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decom position o f  the solution are obtained. Eq. 6-29 show s that r* increases with a 
decrease in the difference betw een E me and E red , resulting in im proving the stability 
o f  the solution. As previously noted, the ED TA  is added to the solution as a 
com plexing agent to reduce E Me - E red - The Cu(II)-ED TA  com plex can affect nuclei 
grow th by adsorbing on the catalytic surface and subsequently  dissolving in the 
solution. Thus, the m ost com m on stabilizer o f  2 ,2 ’-dipyridyl can be added to form  a 
com plex w ith Cu(I) and then oxidizing agents such as chrom ates or hydrogen 
peroxide can be added to oxidize Cu(I) to Cu(II). H ow ever, M asahiro et al. reported 
that the 2 ,2 ’-dipyridyl concentration affects the deposition rate as the deposition rate 
decreased w ith increasing 2 ,2 ’-dipyridyl concentration at a given tem perature above 
60°C [158].
A  ductility prom oter can also be added to the solution to d im inish the hydrogen gas 
by-product o f  the anodic reaction form ed in the Cu film . This is due to the fact that 
the hydrogen atom s adsorbed on the C u surface can generate voids in the Cu layer 
and can lead to stress generation in the Cu film  [159]. The ductility prom oter also 
acts as a stabilizer sim ilar 2 ,2 ’-dipyridyl.
Surfactants are added to the Cu solution to decrease the surface tension o f  the 
electroless p lating  solution and also to elim inate hydrogen bubble detachm ent. The 
choices o f  the surfactants are dependent on the bath conditions, i.e. tem perature, pH 
and ionic strength [154].
D ubin et al. [156] sum m arised the effects o f  reactants, i.e. Cu(II), H CH O , EDTA, 
pH, tem perature on the C u deposition rate and resistivity as show n in Table 6-3.
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Table 6-3 Electroless Cu deposition rate and resistiv ity  vs. deposition 
bath factors [156].
Increasing param eters Deposition rate 
change
Resistivity change
[CuS 0 4-5H20 ] ft o
[HCHO] ff ft
[EDTA] <=> o
pH  (12.2-12.8) (up to 12.6) if <=>
pH (>12.8) U nstable solution U nstable solution
Tem perature fr u
N ote: ft - increase 
U - decrease 
<^> - no  strong effect
In addition, his group found that the optim ised recipe for electroless Cu deposition 
for V LSI/U LSI applications providing a high deposition  rate and good quality Cu 
film s is given in Table 6-4.
Table 6-4 The electroless copper deposition solution com ponent 
[156], [160].
Components Function Quantiy (in range)
C uS 0 4-5H20 Provides Cu (II) ions 0.05-0.1 M
2?2 ’-dipyridyl Stablizer 0.5-1.0 M
ED TA C om plexing agent 0.1 M
HCHO R educing agent 0.01-0.1 M
Triton® x-100 Surfactant 0.5-2%
(d) Catalytic S u r fa c e
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It is know n that the Cu does not adhere w ell to m ost dielectrics nor to Si [154]. 
Thus, a  catalytic surface, know n as a seed layer needs to be deposited before the 
deposition o f  the electroless Cu. It is reported that Palladium , Platinum , Al, 
Palladium  Silicide, Platinium  Silicide or Tungsten can be em ployed as seed layers 
for the electroless Cu deposition [154]. Sputtered or evaporated Cu can also be used 
as the seed layer. H ow ever, the Cu m ust be specially treated since the Cu oxidises 
quickly in air. D ubin et al. found that Al can be used as a sacrificial layer i f  Cu is 
used as the seed layer to protect it from  oxidation [156]. This can be achieved by 
depositing the Cu seed and Al w ithout breaking the vacuum . The Al will be 
rem oved autom atically  in the electroless Cu bath during the electroless Cu deposition 
[161].
6.1.3 M ech an o -E lec tro ch em ica l E ffects
M echano-electrochem ical is defined as a relationship betw een m echanical effects in 
the electrochem ical deposition [162]. The effect o f  stress on the electrochem ical 
layer is a m ajor concern in this relationship. In this study, the stresses in Si substrate 
due to the Copper m etallisation for both room  and elevated tem peratures are studied. 
D uring therm al processing, both internal and external stresses can cause the stress 
m easured in  the Si. Therefore, both internal and external stresses are described in 
this thesis to give a general understanding o f  the overall stress due to the 
electrochem ical deposition. It is know n that the preparation o f  m aterials and their 
subsequent treatm ent e.g. m achining, etc., can produce either com pressive or tensile 
internal stresses in the m etal deposited by electrochem ical, electroless or vacuum  
sputtering process. The stability o f  the m aterials causes the external stress in this 
case such as the m isfit betw een the crystal lattices o f  the depositing m aterial and o f  
the substrate.
The electrochem ical process induces the stress in the copper layer can be accounted 
for as follow s [159].
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6,1.3A Creation o f  stress during electrochemical deposition o f  materials
Two types o f  stresses are visible in the electrocrystallisation o f  thin layers, i.e. 
m acrostress and m icrostress.
Fundam entally, m acrostress can be com pressive or tensile. This m acrostress can 
cause the bending o f  the sam ple, w hich is m easured using x-ray techniques, m icro- 
Ram an techniques, etc.
M icrostress is defined as a stress due to the size o f  the crystal grains, crystalline 
boundaries or the deform ation o f  the crystal lattice [159].
Popereka reported that the stress induced during the deposition is not related to its 
chem ical nature or crystal structure [159]. In addition, it seem s that the sign o f  the 
stress in the layer is related to the m elting poin t o f  the m etal. M etals w ith low  
m elting points tend to create the com pressive stress, w hereas the high m elting point 
m etals seem to develop a tensile stress w ithin. Exam ples o f  the different m etals with 
the possible stress types are show n in Table 6-5 [159].
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Table 6- 5 Types o f  stress generated in the different m etals [159].
Metal M elting point (°C) Sign of stress Mode of changing the sign
In 156 - U nknow n
Sb 630.5 ± Changing current density, 
tem perature, additives
Ag 961 ± Sam e as above
Cu 1083 ± Sam e as above
Pd 1552 + U nknow n
Rh 1990 + U nknow n
Note: positive and negative signs represent tensile and com pressive stresses, 
respectively.
In addition, several studies [159], [164]-[165] have show n that the generation and 
quantity o f  the stress during the electrochem ical m etallisation can be affected by the 
type o f  substrate, com position o f  the plating solution, pH , layer thickness, deposition 
tem perature and additives. Therefore, the generation o f  stress due to the 
electrochem ical m etallisation is com plicated and dependent on m any factors.
6.1.3.2 Effect o f  Hydrogen on the Electrochemical Copper Metallisation
H ydrogen is w ell know n as a co-deposited w ith the m etal. N akahara and O kinaka 
[165] show ed that the effect o f  the hydrogen from  form aldehyde in the electroless 
copper m etallisation resu lta  in poor m echanical properties o f  the electroless copper 
layer. U sing autocatalytic reduction o f  the form aldehyde in the alkaline solution o f  a 
copper com plex, the hydrogen gas could be produced from  the splitting o f  a  C -H  
bond in the form aldehyde m olecule and subsequently com bines w ith copper as 
copper hydride (CuH ) at the copper surface. In addition, the hydrogen gas can also 
exist in the copper layer as a leading to voids and com pressive stresses.
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A lthough a stabilizer is added to the copper solution bath to elim inate the hydrogen 
bubbles from the bath, there is also  a chance that the hydrogen w ill be captured in the 
layer especially  at high deposition  rates.
6.2 Experimental details
T he sam ple preparation used in th is study is described in th is chapter including the 
experim ental details o f  SX RT, M RS and FEM.
6.2.1 S am ple  D etails
The electroless and sputtered Cu m etallisation were deposited on lift-o ff and single 
dam ascene patterns as illustrated in Figure 6-5 and 6-6, respectively. The process 
steps are show n below:
B atch I:  L i f t -o ff  pa ttern
0. Bare <100> Si
1. Photolithography
2. Barrier layer (T i) 100 nm
3. Cu seed layer 20 nm
4. Cu M etallisation 300 nm 
4a. E lectroless Cu
4b. Sputtered Cu
5. L ift-off
F ig u re  6-5 The lift-oiT pattern process.
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Batch 2: Damascene pattern
0. Bare <100> Si
1. O xidation 0.78 jim
2. Photolithography
3. RIE Etch o f  0.67 firn SÌO 2  layer
4. Barrier layer (T i) 100 nm
5. Cu seed layer
6. Cu layer 300 nm 
6a. E lectroless Cu 
6b. Sputtered Cu
7. CM P
7a. Electroless Cu 
7b. Sputtered Cu
F ig u re  6-6 The dam ascene pattern process.
In one set o f  sam ples, ten lines o f  100, 60, 40, 20, 10, 8, 6, 4, 2 and 1 nm  geom etrical 
w idth were deposited. The electro less C u m etallisation sam ples were deposited 
based on the recipe from Shacham -D iam and [154] and conditions were optim ised for 
our seed layer and Si sam ples as given in Table 6-6. (001) surface orientation p- 
doped Si w afers w ere used in this experim ent. The 100 ± 10 nm  thick Ti barrier 
layer w as deposited using a DC m agnetron sputtering m ethod. An A rgon carrier gas 
pressure o f  3.5 x 10° m bar with a DC pow er o f  350 V x 0.8 A (320 W atts) were used 
for the Ti deposition. W ithout breaking the vacuum , a  20 nm C u seed layer was 
deposited on the sam ples. This sputtering process step w as perform ed at Q ueen’s 
U niversity, Belfast (QUB).
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Table 6 - 6  E lectroless copper deposition  solution com ponents.
Component Function Q uantity
(g/1)
C u S 0 4- 5H20 Supplies copper ion 4
HCOH Reducing agent 5
EDTA Ligand 14
2,2’-dipyridyl Stabiliser 0.1
Triton X-100 W etting agent or surfactant 0.1
NaOH pH A djustm ent
For the electroless Cu deposition, sodium  hydroxide (N aO H ) is used to adjust the pH 
level o f  the solution to 12.3 - 12.7. The tem perature is adjusted to a  range o f  75-80 
°C. The deposition rate is approx. 40 nm /m in.
The sputtered Cu sam ples were produced at QU B using a DC m agnetron sputtering 
system  with a pow er o f  550 V x 1 A  (550 W atts), pow er density o f  7 W /cm 2  and a 
cham ber-based pressure o f  2 x 10"6  m bar at room  tem perature. A n A rgon carrier gas 
pressure o f  3.5 x 10 ’3  m bar was used.
For the dam ascene pattern, the chem ical-m echanical panarization was perform ed 
using a chem ical slurry o f  2 w t %  AI2 O 3 (0.3 \im  particle size), 5 vol. % N H 4O H  
m ixed w ith H 2 O and 0.125 w t %  BTA  (B enzotriazole). The chem ical slurry flow  
rate « 1 4 0  m l/m in. The rotation o f  the polishing pad is 60 rpm. A Suba IV/IC1000 
stacked polishing pad w as used w ith 1.2065 x 104  Pa o f  pressure on the wafer. The 
total polishing tim e to the centre o f  the w afer is about 40 m inutes.
In order to study the influence o f  the electroless C u m etallisation on the lattice 
curvature, 300 nm  o f  the electroless C u m etallisation w as deposited on 30 nm  gold/ 
20 nm  chrom ium  on a Si wafer. In this case, patterned chrom ium  w as deposited as 
an adhesive layer. This was follow ed by the gold, w hich acts as a catalytic surface 
for the electroless deposition. The chrom ium  and gold layers w ere patterned by
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lifting o ff  the excess m etal in acetone for 10 m inutes. The photoresist is then 
patterned again to protect the silicon substrate. Finally, the sam ple w as im m ersed in 
an electroless copper solution bath w ith a deposit rate o f  41.7 ± 3.1 nm /m in.
6.2.2 Synchrotron X-Ray Topographic M easurem ents for Cu M etallisation
The m easurem ents w ere perform ed at H A SY LA B -D ESY , H am burg, Germ any 
(H am burger Synchrotronstrahlungslabor am D eutschen E lektronen-Synchrotron), 
utilising the continuous spectrum  o f  synchrotron radiation from  the DORIS III 
storage ring bending m agnet. The ring operated at a positron energy o f  4 .436 GeV 
and at typical currents o f  80-150 mA. The aforem entioned Laue or Bragg pattern o f  
topographs w as recorded on G eola holographic high-resolution V R P-M  films. The 
distance from  the sam ple to the film  was 50 m m  for all sam ples. The beam  size was 
set to 1.5 m m  x 2 m m. The sam ples w ere set parallel to the film  for the back 
reflection case and at an angle o f  18° w ith respect to the sam ple norm al for the 
transm ission case. A t the beam line, all sam ples w ere exam ined at room  tem perature, 
100, 200, 300 and 400 °C for both back-reflection and transm ission geom etries.
The film s were developed by im m ersing in developer for 5 m inutes, 2-3 seconds in a 
stop bath, then  fixer for 10 m inutes, a  30 m inutes w ater w ash and finally drying in a 
heater for at least 30 m inutes. The developer is K odak D -19 developer; the stop bath 
is a 2%  acetic acid in H 2 O solution. The fixer is K odak N o .l sodium  fixer. The 
topographs have been generated in a system  com prising o f  a m icroscope w ith a CCD 
cam era, fram e-grabber and appropriate software. Som e o f  the im ages have been 
processed using a softw are package called Visilog®, in order to im prove clarity in the 
laboratory. The topographs were taken at m agnifications o f  5 OX for B R T and LA T 
and 100X for BR ST and ST.
The m easurem ents are divided into three categories in accordance w ith the objectives 
o f  the study:
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•  To exam ine the electroless Cu m etallisation induced strain  distributions in Si 
wafers in IC processing and to relate the strain  fields w ith the curvature o f  the 
lattice planes, in  this study, the 300 nm  electroless Cu m etallisation/ 30 nm  A u/ 
20 nm  Cr on Si w afer system  w as used in SX RT for both back-reflection and 
transm ission techniques.
• To com pare the stress distributions in Si substrates; therefore, the 
m easurem ents are separated into 2 steps o f  2 patterns each as follows:
(a) P re -Cu m etallisation: The P re -Cu m etallisation sam ple is defined by 
step 4 (lift-o ff o f  C u seed layer on Ti and Si w afer for the lift-off 
pattern) and by step 5 (for C u seed layer deposition w ith the 
dam ascene pattern).
(b) Post-C u  m etallisation: The Post-C u m etallisation sam ple is defined 
by step 5 (a) and (b) (electroless Cu for the lift-o ff pattern) and by 
step 7 (a) and (b) (CM P for dam ascene pattern).
• To com pare the influence o f  line w idths on the electroless Cu m etallisation, 
the lift-o ff pattern, consisting o f  500 nm  electroless Cu m etallisation on the 
20 nm  Cu seed layer/ 100 nm  Ti barrier layer and Si wafer, was em ployed in 
this study since the lines were uniform ly and w ell deposited.
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6.2.3 F in ite  E lem en t  M ode ll ing  fo r  e lectroless C u  m eta ll isa tion
This technique is used to com pare the influence o f  line w idths on the e lectro less Cu 
m etallisation on the lift-ofT pattern and to com pare w ith the SX RT and M RS results. 
A s in the case o f  Pb/Sn bum p m odelling, tw o-dim ensional (2-D ) plane strain finite 
elem ent m odels have been em ployed in these experim ents. The geom etry, 
dim ensions and boundary conditions o f  the p o s h  C u M etallisation sam ples are 
illustrated in Figure 6-7. The m etallisation w ith line w idths o f  0.1, 0.5, 1.0, 2 .0 , 5.0, 
10, 20, 40, 60 and 100 |im  were sim ulated using FEM ; therefore the dim ension X in 
Fig. 6-7 is the half-w idth o f  the line, w hich is 0.05, 0 .25. 0.5, 1.0, 2.5, 5.0, 10.0, 20.0, 
30.0 or 50.0 jim for line w idths o f  0.1, 0 .5 , 1.0, 2.0, 5.0, 10, 20, 40, 60 and 100 jim , 
respectively.
y-directipn
E lectroless Cu 
Cu seed 
Ti
*
*
X fim
Silicon 
300Uplift-
700 jam
x-direction
F igu re  6-7 Typical geom etry and boundary conditions for the p o s t-C u 
m etallisation sam ple m odel.
A bout 100,000 nodes were used to achieve the sim ulation. The finite elem ent 
analyses were carried out using Q uickfield®  Professional version 4.2 [166]. The 
m aterials considered in these m odels are the Si substrate, the Ti barrier layer and  Cu. 
These m aterials are assum ed to be isotropic and linearly elastic. Their p roperties are 
given in Table 6-7.
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Table 6- 7 M aterials properties for finite elem ent analysis [167].
M aterials Young’s modulus 
(E xlO9) N/m2
Poisson’s ratio
(v)
Coefficient of therm al 
expansion (a, x 10'6) /°C
Si 112.4 0.28 2.5
Ti 116.0 0.34 8.9
Cu 123.0 0.33 17.0
6.2.4 M icro-Ram an Spectroscopic m easurem ent for Cu metallisation
This technique w as used to exam ine the stress in the Si due to the Cu m etallisation 
processing. The incident beam  is focused through the 100X m icroscope objective on 
the sample. A n autom atic X -Y  stage w ith  a m inim um  m ovem ent o f  0.1 fim was used 
to m ove the sam ple during the m easurem ents. A  plasm a line at 560 c m '1 was used as 
an internal calibration o f  the m easurem ents to elim inate environm ental and CCD 
tem perature fluctuations during the experiments* The spatial strain distribution in the 
Si sam ple can be exam ined from  the m easured frequencies o f  R am an peaks 
com pared w ith those o f  a strain-free reference Si sam ple at 521 c m '1. The 
relationship betw een R am an shift and linear strain w as derived by De W o lf [168] and 
is given by
a xx (M Pa) = -434A o)(cm ~]) Eq. 6- 30
w here a x x  = the uniaxial stress in M Pa and Aco =  the  R am an shift betw een the 
m easured Ram an peak o f  strained Si (coj ) com pared w ith  that o f  strain-free Si (mo); 
Aco = coj - coo, coj = the m easured frequency o f  the silicon Ram an peak and co0 =  the 
frequency o f  the silicon Ram an in the stress free state.
In this study, the experim ents w ere perform ed by pointing the laser along the Z 
direction and m easuring the strains along the X  direction. The geom etry o f  the lines 
is show n in Figure 6-8.
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F ig u re  6-8 The geom etry and orientation o f  the C u lines for M RS 
m easurem ent.
The objectives for using this technique are described as follows:
•  To com pare the stress distributions in Si substrates; therefore, the 
m easurem ents are separated into 2 steps o f  2 patterns each as follows:
(a) Pre-C u  m etallisation: The Pre-Cu m etallisation sam ple is defined by 
step 4 (lift-o ff o f  Cu seed layer on Ti and Si w afer for the lift-off 
pattern).
(b) P ost-Cu m etallisation: The Post-C u  m etallisation sam ple is defined by 
step  5 (a) and (b) (electroless C u for the lift-o ff pattern) and by step 7 
(a) and (b) (C M P for the dam ascene pattern).
•  To com pare the influence o f  line w idths on the electroless C u m etallisation; 
the lift-o ff pattern, consisting o f  500 nm  electro less Cu m etallisation on a  20 
nm C u seed layer/ 100 nm Ti barrier layer and the Si wafer, w as em ployed in 
this study since the lines were uniform ly and well deposited.
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6.3 Results and Discussion for Cu metallisation
This section is separated into 3 m ain parts, SX RT, FEM  and M RS results. As 
m entioned in Chapter 1, the objectives o f  th is study are as follow s
• To exam ine electroless Cu m etallisation induced strain distributions in Si 
wafers in IC processing and to relate the strain  fields w ith the curvature o f  the 
lattice planes based on the w ork o f  M eieran and B lech [169].
• To com pare the strain fields in Si substrates caused by electroless and 
sputtered Cu m etallisations for both lift-o ff and single dam ascene patterns at 
Pre- and Post- m etallisation steps using SX RT and M RS.
•  To study the influence o f  elevated tem peratures, i.e. 100, 200, 300 and 400 
°C, respectively, on the electroless and sputtered Cu m etallisations for both 
lift-o ff and dam ascene patterns at Pre- and P ost- m etallisation steps using 
SXRT.
•  To study the influence o f  C u line w idths on the stress distributions in Si and 
to correlate w ith M RS and FEM .
• To study the influence o f  the annealing step on the P o^ -m etallisa tion  using 
M RS.
6.3.1 Synchrotron X-Ray Topographic results
SX RT was used to exam ine the strain  fields in Si substrates due to the Cu 
m etallisation process. The first result is the study o f  the behaviour o f  the Si lattice 
p lanes based on the w ork o f  M eieran and B lech [169]. Tw o electroless Cu sam ples 
w ere m easured. The second result is the evaluation o f  the stress distributions in Si 
substrates w ith tw o different m etallisation techniques, i.e. electroless and sputtering 
techniques, by m easuring the im pact o f  P re - and P ost- m etallisation steps for two 
d ifferent patterns (lift-o ff and dam ascene). The th ird  result is the study o f  the stress 
behaviour in Si w afers due to the annealing process o f  the Cu m etallisation for both
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electroless and sputtered sam ples. Finally, the fourth result is the study o f  the 
influence o f  Cu line w idth on the strain fields in the Si substrates.
6.3.L I  Electroless Cu metallisation and lattice curvature.
To study the lattice curvature w ith  electroless Cu m etallisation, sam ples were 
exam ined using the LA T technique. The electroless C u on Si sam ple (Cu thickness 
o f  -3 0 0  nm ) w as investigated in order to analyse the extinction contrast m echanism , 
w hich can give m ore inform ation about the lattice curvature o f  the sam ples. The
copper lines are parallel to [130]. The sam ple direction is show n in Figure 6-9.
g .H , =  + 1 g  I
F ig u re  6-9 D irection o f  the electroless Cu m etallisation.
As m entioned in Chapter 2, the values o f  g.Hj were com pared to the contrast 
intensity w hich w ere recorded during m easurem ent, w here g = the d iffraction vector 
and Hj = the unit vector norm al to the film  edge and points away from  film  edge. 
The extinction contrast (black/w hite contrast) in the im age is governed by the 
relationship betw een the diffraction vector (g) and the lattice displacem ent (Hi) as 
show n in Figure 2-26 (C hapter 2). The vector Hi is norm al to the lattice 
displacem ent and deviates from  the lattice direction in the undisturbed crystal due to 
an im posed strain  field. In the case o f  the m etal film  on the Si substrate, the vector 
Hi is pointed inw ards to the m etal edge as explained in Chapter 2.
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In the experim ent, the m etal surface faced the film . The result o f  the LAT generated 
from  the 3 1 0  reflection is illustrated in Figure 6-10.
Figure 6-10 The LA T im age from  300 nm  electroless Cu/ 30 nm  Au/ 20 
n m C r /S i ,  g = [3 1 0].
Figure 6-10 shows that the edge o f  copper w ith  the H2 direction (g.H2 = + 1 g | or H2 
parallel to g) diffracted m ore intensely than the copper edge w ith the Hi direction 
(g.Hi = - 1 g I or Hi anti-parallel to g). H ence, it is possible that the dark contrast at 
edge H2 is generated because the B orrm ann effect cannot be seen as it is 
overw helm ed by the increase in intensity due to the extinction contrast image. On 
the other hand, the w hite contrast at the edge H i is possibly due to the Borrm ann 
effect as the m ain contributor, since the extinction contrast im age is sm all (g anti­
parallel to Hi). This assum ption is in good agreem ent w ith that o f  B lech and 
M eieran for m etal deposition  on a Si substrate [169]. In addition, Blech and M eieran 
m entioned that w hen the black contrast is on the H2 edge and w hite contrast is on the 
H i edge, the strains generated by the m etallisation induced bow ing o f  the sam ple as 
show n in Figures 6-11 and 6-12.
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F ig u re  6-11 Strain in silicon w afer cross section.
Si lattice plane
F ig u re  6-12 M etal places the Si in com pression w arping the lattice planes 
near the m etal edges as shown. H i and H 2  point along the
direction o f  d istortion o f  the Si lattice as show n [169],
In this case, it suggests that the m etal is in tension and the silicon is in com pression 
at the interface. This corresponds to coefficients o f  therm al expansion (CTE) in the 
m etals, w hich are h igher than that o f  Si (Cu «  17.7 ppm /°C , A u «  14.4 ppm /°C „ Cr «
6.2 ppm /°C , and Si «  2.5 ppm /°C).
To exam ine the lattice curvature w ith  d ifferent barrier and seed layers, the
m easurem ent w as perform ed again on 500 nm  electroless C u/ 20 nm  C u seed/ 100
nm  Ti on Si using the LA -B R T technique. The m etal line w as patterned along the 
[110] direction. The orientation o f  the m etal lines is show n in Figure 6-13.
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jo o n
[ 110]
X,[ 1 1 0 ]+
F ig u re  6-13 The orientation o f  the Cu m etal lines on the Si sam ple
(S#100).
From Figure 6-13, the metal edge vector IIi is in the 1 10 direction and the opposite 
m etal edge, H j is in the 1 1 0 direction. Its LA -B R T im ages arc taken from 228 and 
228 reflections as illustrated in Figure 6-14 and 6-15, respectively.
I « 2
•*—
1 1 0 ]
F ig u re  6-14 LA -BRT im age o f  the Cu m etallisation sam ple taken from 
228 reflection (R ef#R 30F328-10).
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Figure 6-14 show s that the edge o f  copper with the Hi direction (g.Hi = + [ g | or Hi 
parallel to g) diffracted  m ore intensely than the copper edge w ith  the H 2 direction 
(g.H2 = - 1 g i or H 2 anti-parallel to g). A  sim ilar resu lt is found in topographs taken 
from  the 2 2 8 reflection as depicted in Figure 6-15 below.
10]
g
<-------
Figure 6-15 LA -B R T im age o f  the Cu m etallisation sam ple taken 
fro m 228 reflection (R ef#R 30F328-l 1).
Both im ages (2 2 8  and 228 reflections) in Fig. 6-14 and 6-15 are consistent w ith the 
result o f  the previous sam ple show n in Fig. 6-10 in that the direction o f  Hi at any 
given point are tow ards the m etal. This clearly suggests that the Cu m etal is in 
tension and places the silicon in com pression at the interface. This result will be 
exam ined using m icro-R am an spectroscopy and will be discussed in Section 6.3.3.
6.3.1.2 A com parison o f  E lectroless and  Sputtered  Cu m etallisation
The follow ing topographs are from  the Pre- and Post- Cu m etallisation lift-o ff and 
dam ascene steps for bo th  electroless and sputtered Cu m etallisation. The results are 
divided into tw o sections; batch  1 : lift-o ff pattern and batch 2 : dam ascene pattern,
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using back reflection and transm ission topographs. A ll topographs are generated by 
the 2  2  8  harm onic reflection and the 1 1 1 reflection for back-reflection and 
transm ission techniques, respectively. Silicon sam ples w ere cut from  wafers, grown 
in the [001] direction. The copper line pattern was deposited on the silicon substrate 
parallel to the < 1 1 0 > directions.
BATCH 1: LIFT-O FF PATTERN
The im ages are separated into back-reflection topographs (LA -BRT and BRST) and 
transm ission (LAT and ST) topographs and follow  each step w ithin the process.
BRT and BRST images
All topographs o f  the sam ples were generated by the 2 2 8  harm onic reflection w ith 
a penetration depth (tp) o f  65.7 jim. Each set o f  m etallisation lines is com prised o f  6 , 
8 , 10, 20, ‘60 and 100 |im  wide structures. Only m etal lines w ith 20 and 100 |im  
w idths are considered in these discussions.
209
Jarujit Kanatharana
Step 2. Barrier Layer (Ti) 100 nm only— w afer no. B l, 2a
Figure 6-16 LA -B RT im age o f  100 nm  thick Ti on Si w afer prior to Cu 
m etallisation (B l , 2a: ref#R 30F 67-l).
Figure 6-16 taken from  the 2 2 8  topograph illustrates dark lines in the region o f  the 
Ti line edges (A rrow s a). These dark lines are created by stresses im posed in the Si 
substrate due to the Ti deposition and are observed as a black and w hite contrast or 
the extinction contrast effect w hich w as explained in Chapter 2. The stresses are 
particularly  large at the m etallisation edges. The black and w hite contrast is greatest 
along the discontinuity  generated at the edge o f  the Ti lines. The cross-section 
im age is show n in Figure 6-17 below. The strain  fields are observed clearly in this 
BR ST image as a black contrast at the edge o f  the lines. It im plies that large strains 
build up at the edges o f  the Ti lines (A rrow s b).
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Figure 6-17 B R ST im age o f  100 nm  thick  Ti lines on Si w afer (B l , 2 a: 
ref#R 30F 70-l).
Fig. 6-17 also show s that there is a significant strain  near the m iddle o f  the lines as 
indicated by A rrow  c. This occurrence is confirm ed by FEM  sim ulations o f  C opper 
m etallisation on Si, w hich will be described later. The Cu seed layer was deposited 
on the Ti layer. The B R T and BRST topographs for these are show n below .
Step 4. L ift -o f f  (20 nm Cu seed  la y e r /100 nm Ti)— wafer no, D 4P 3d
The Cu seed layer w as deposited on the Ti/Si sam ple and then the lift-o ff process 
was perform ed to rem ove the photoresist. The im pact o f  the step is illustrated in 
Figure 6-18 and 6-19 for BRT and BR ST im ages, respectively. The black and white 
contrast observed is darker in this process step, w hich is m ost likely due to greater 
strain fields being im posed on the Si substrate.
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Figure 6-18 LA -B R T o f  20 nm  Cu seed layer/ 100 nm Ti lines on Si 
w afer (w fr.D 4P3d: ref#R30F354-2).
The BRST (Fig. 6-19) corresponds to the LA -B R T image o f  Figure 6-18. The strain 
fields at the edge o f  the lines are clearer in this im age com pared w ith the BR ST in 
Fig.6-9. H ow ever, the m agnitude o f  the strains cannot be estim ated in these im ages. 
Therefore, the values w ill be extracted later using m icro-R am an spectroscopy.
Figure 6-19 BRST im age o f  20 nm  Cu seed layer/100 nm  Ti lines on Si 
w afer (w fr.D 4P3d:ref#R 30F358-4).
A gain, the stresses near the m iddle o f  the lines are also visible (A rrow s c). 
Subsequent to the deposition o f  the th in  Cu seed layer, the full Cu m etallisation was
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then  deposited using the electroless deposition m ethod. The m ethod and conditions 
are explained in the earlier section on electroless Cu deposition.
Step 5a. Cu m etallisation (300 nm electroless C u / 20 nm Cu seed  la y e r /100 nm Ti)— 
-w afer no. D4P3D1 (s#99)
N on-uniform  strain fields im posed on the Si substrate are visible in the BRT image 
(Figure 6-20) below. It is possible that som e delam ination occurred after the Cu 
m etallisation. H ow ever, topographic im ages suggest that the strain is m uch low er in 
the Si w hen the electroless Cu layer is deposited. This result w ill be exam ined using 
m icro-R am an spectroscopy in section 6.3.3.
ig
Figure 6-20 LA -B RT im age o f  300 nm  electroless Cu/20 nm  Cu seed/ 
100 nm  Ti lines on Si w afer (w fr.D 4 P 3 d l: ref#R 30F 315-2).
The BR ST im age (Fig. 6-21) also suggests low er strain  at the line edges in this 
reflection ( 2  2  8 ), w hen com pared w ith the previous exam ples.
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Figure 6-21 BRST im age o f  300 nm  electroless Cu/20 nm  Cu seed/ 100 
nm  Ti lines on Si w afer (w fr.D 4P 3d l: ref#R30F318~3).
Step 5b. Cu m etallisation (300 nm Sputtered  C u / 20 nm Cu seed  layer/  100 nm Ti) — 
w afer no. B l, 4F
The black/w hite contrast is m anifestly observed in both BRT and BR ST im ages o f  
300nm  Cu m etallisation by the sputtering process as depicted in Figures 6-22 and 6 - 
23, respectively.
Figure 6-22 LA -B RT im age o f  300 nm  sputtered C u/ 20 nm  Cu seed Cu/ 
100 nm  Ti on Si w afer (wfr. B l ,  4F: ref# R 30D 52-1).
Using the sputtering technique, the strain  field (Fig. 6-22), w hich is related to the 
black/w hite contrast appears to be greater, com pared to the electroless C u at the sam e
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thickness (Fig. 6-20). The B R ST im age (Fig. 6-23) again shows that the greatest 
strains appear near the edge o f  the lines.
Figure 6-23 BR ST im age o f  300 nm  sputtered C u/ 20 nm  Cu seed Cu/ 
100 nm  Ti on Si wafer (wfr. B l ,  4F: ref# R30f353-6 ).
How ever, the source o f  the different strain fields attributable to the sputtering and 
electroless copper m etallisation w ill be analysed later in this chapter, i.e. section 
6.3.3.
LAT and ST images
All LA T and ST im ages are taken from  111 reflections. D uring the experim ent, the 
m etal lines w ere set at the exit o f  the beam . The sam e sam ples and positions w ere 
used for BRT and BR ST. The sam ple w as turned 180° and tilted 18° to perform  the 
LA T and ST experim ents. The x-rays entered via the backside o f  the sam ple. The 
set-up is briefly described in C hapter 2. The results are show n below
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Step 4. L ift-o ff  (20 nm Cu seed  la y e r /100 nm Ti)— wafer no . D 4P 3d
Figure 6-24 and 6-25 show  the LA T and ST o f  the sam ple w ith a Cu seed layer on Ti 
and Si after the lift-o ff process. A  sim ilar black-w hite contrast is observed in this 
geom etry.
Figure 6-24 LA T im age o f  20 nm  seed C u/ 100 nm  Ti on Si w afer 
(w fr.D 4P3d: ref# R30F359-1)
Figure 6-25 ST im age o f  20 nm  seed Cu/ 100 nm  Ti on Si wafer 
(wfr.D 4P3d: ref#R30F365-2).
The ST im age (Fig 6-25) displays the w ell-know n Pendellosung or K ato fringes, 
w hich are explained in Chapter 2. The Pendellosung fringes are distorted due to the 
m etal-induced strains in the Si substrate. The destruction o f  the fringes is greater at 
the edge o f  the m etal lines, w hich im plies that the strain fields m ost significant at the
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edge o f  the m etal lines. In addition, the strain fields increase w ith  increasing the 
m etal line width.
Step 5a. Cu m etallisation (300 nm electroless C u / 20 nm Cu seed  la y e r /100 nm Ti)— 
-wafer no. D4P3D1 (s#99)
N on-uniform  strains are visible in the LAT im age (Fig. 2-26) as a non-hom ogenous 
black/w hite contrast along the length o f  the lines, w hich is sim ilar to the BRT 
topograph.
Figure 6-26 LA T im age o f  300 nm  electroless C u/ 20 nm  seed C u/ 100 
nm  Ti on Si wafer (w frD 4 P 3 d l: ref#R 30F 325-l).
Figure 6-27 ST im age o f  300 nm  electroless Cu/ 20 nm  seed C u/ 100 nm  
Ti on Si w afer (w frD 4 P 3 d l: ref#R 30F327-2).
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C om pared to step 4 (Fig. 6-25), the strains appear to be som ew hat low er w hen 
depositing electroless Cu, as the Kato fringe distortion is m uch less significant.
Step 5b. Cu m etallisation (300 nm Sputtered  C u / 20 nm Cu seed  la y e r /100 nm Ti) — 
wafer no. B l, 4F
The strain fields generated by sputtered Cu seem s to be different from  those created 
by electroless Cu.
Figure 6-28 LA T im age o f  300 nm  sputtered C u/ 20 nm  Cu seed/ 100 nm  
Ti lines on Si w afer (wfr. B l ,  4F: ref#R 30F 341-l).
The ST im age in this step is taken from  standard film , w hich has a low er resolution. 
The grain size on the film  is about 1 jam in contrast w ith  a grain size o f  about 40 nm  
for V R P-M  film. H ow ever, Figure 6-29 displays a sim ilar tendency to the LA T 
image.
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Figure 6-29 ST im age o f  300 nm  sputtered C u/ 20 nm  Cu seed/ 100 nm  Ti 
lines on Si w afer (w fr.B l,4F : ref#R30F344-2).
The destruction o f  K ato fringes due to sputtered C u is m ore obvious than for 
electroless Cu. The orientational contrast is also observed in this im age (Fig. 2-29) 
but is not significant enough to m ake a m easurem ent.
BATCH 2: DAMASCENE PATTERN
Sim ilar to batch 1, the im ages are separated into back-reflection topographs (large 
area, BRT and section, BRST) and transm ission (large area, LAT and section, ST) 
topographs follow ing each process step individually.
BRT and BRST images
All topographs generated by the B R T and BR ST m ethods are taken with the 2 2 8  
harm onic reflection w ith a penetration depth (tp) o f  65.7 jam.
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Step 2. R IE  etch (SÌO2 on S i)— w afer no. D C U 12
A t this step, the SÌO 2  was etched to create a dam ascene pattern. The LA -B RT and 
BR ST are show n in Figures 6-30 and 6-31.
Figure 6-30 LA -B R T im age o f  RIE etching on SÌO 2  o f  Si w afer 
(wfr.D CU 12: ref#R30F406-5).
Location o f  SÌO 2
Figure 6-31 BR ST im age o f  RIE etching on SÌO 2 o f  Si w afer (wfr. 
DCU12: ref#R30f409-2).
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Figure 6-30 illustrates the black/w hite contrast in the section transm ission topograph. 
The high strains in the Si substrate due to the SiC>2 layer are observed clearly in this 
im age at the edge and underneath the oxide lines. The strain fields appear to be 
larger in this im age due to a high therm al in the oxidation process.
Step la, CM P 300 run electroless Cu/  20 nm Cu S e e d /100 nm Ti — w afer no. D C U 2
The electroless Cu w as deposited on Cu seed and Ti layers and then the excess Cu 
w as rem oved using chem ical m echanical polishing. The BRT and BRST are 
depicted in Figures 6-32 and 6-33, respectively.
Figure 6-32 LA -B RT im age o f  300 nm  electroless Cu/  20 nm  Cu seed/ 
100 nm  Ti on dam ascene pattern  after CM P process 
(w fr.D CU 2: ref#R30F378-2).
As before, the LA -B R T (Fig. 6-32) depicts a non-uniform ity in the stresses/strains 
im posed on the Si due to the excess m aterials i.e. Ti, Cu seed and electroless Cu 
(A rrow s f).
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Cu/Cu seed/Ti
Figure 6-33 BRST im age o f  300 nm  electroless C u/ 20 nm  Cu seed/ 100 
nm  Ti on dam ascene pattern  after CM P process (wfr. DCU2: 
ref#R30F382-4).
The BR ST im age (Fig 6-33) show s the usual black/w hite stain related contrast. In 
addition, a num ber o f  oxygen related  defects are visible as small black dots near the 
surface o f  the Si [171]. These are indicated by A rrow s i in the topograph.
Step 7b. CM P 300 nm spu ttered  C u / 20  nm  Cu S e e d /100 nm Ti — wafer no. D C U 10
The non-uniform  strain fields are also visible in the follow ing LA -B RT image (Fig. 
6-34) due to the CM P process as indicated in A rrow s f.
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Figure 6-34 LA -B RT im age o f  300 nm  sputtered Cu/  20 nm  Cu seed/ 100 
nm  Ti on dam ascene pattern  after CM P process (wfrD CU lO : 
ref#R30F366-2).
Sim ilar to the BRST im age o f  the electroless C u sam ple, the black/w hite contrast and 
a num ber o f  black dots (oxygen related defects) are observed in the BR ST im age o f  
sputtered Cu (Fig. 6-35). How ever, little i f  any orientational contrast is visible.
Figure 6-35 BR ST im age o f  300 nm  sputtered C u/ 20 nm  Cu seed/ 100 
nm  Ti on dam ascene pattern  after CM P process (w frD CU lO : 
ref#R30F370-4).
223
Jarujit Kanatharana
LAT and ST images
The LA T and ST im ages are generated by the 1 1 1 reflection. The sam e sam ples 
and positions were used for BRT and BRST. The sam ple w as turned 180° and tilted 
18° to perform  the LA T and ST experim ents. The x-rays entered via the backside o f  
the sample.
Step 2 . R IE  etch (S i02  on Si)— w afer no. D CU 12
The black/w hite contrast is visible in  the LA -B R T im age (Figure 6-36). A rrow  m is 
the region o f  a pattern  defect during processing. The ST im age (Fig. 6-37) shows 
highly distorted Pendellosung fringe patterns due to the oxidation process-induced 
strain. This im age (Fig. 6-36) is taken from  a standard film , w ith  a low er resolution 
than in the o ther im ages. In addition, the film  itse lf also processes some artefacts, 
observed as black dots, and these are not oxygen related defects.
Figure 6-36 LA T im age o f  RIE etched SiC>2 on Si w afer (wfr. DCU12: 
ref#R 30F 405-l).
224
Jarujit Kanatharana
Figure 6-37 ST im age o f  RIE etched on SiC>2 on Si w afer (wfr. DCU12: 
ref#R 30F411-2).
Step 7 a. CM P 300 nm electroless C u / 20 nm Cu S e e d /100 nm Ti — wafer no. D C U 2
The strain fields, m ost likely due to extinction contrast at the edges o f  metal lines are 
less intense after the deposition  o f  the electroless Cu m etallisation and CM P 
processing. This phenom enon w as observed by Sullivan [146], i.e. the oxide 
surrounding the m etal line relaxes the strain in the m etal in proportion to the ratio o f
the elastic m oduli o f  the two m aterials given as s m -  s ox(——), where £m, s0x are the
E m
strains im posed on m etal and oxide layers, respectively, and Em, Eox are the elastic 
m oduli o f  the m etal and oxide layers, respectively . Sullivan observed that the 
surrounding oxide absorbed elastically the lateral m etal expansion during any 
annealing process and then the m etal returned back to its starting point. For the 
vertical m etal expansion, the relaxation by the surrounding oxide takes up only a 
portion o f  the strains because the volum e is constrained by the vertical trench wall. 
How ever, the rest o f  strain can be captured during the deposition o f  the overlying 
oxide [146].
The LAT and ST taken from  111 reflections are show n in Figure 6-38 and 6-39, 
respectively.
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Figure 6-39 ST image o f  300 nm  electroless C u/ 20 nm  Cu seed/ 100 nm  
Ti on dam ascene pattern (wfr. DCU 2: ref# r30 f392-l).
The distortion o f  the lattice planes near the m etal edges appears to be m uch less than 
the P re-m etallisa tion  (SiC>2 on Si wafer) as the intensity  o f  black/w hite contrast is 
lower. It im plies that the depositions o f  Cu, seed layer and barrier layer (Ti) relieves 
som e residual strain  fields, w hich are generated due to the oxidation process. 
H ow ever, the oxygen related defects are not observed in this reflection due to an 
unsuitable exposure tim e during m easurem ent.
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Step 7b. CM P 300 nm spu ttered  C u / 20  nm Cu S e e d /100 nm Ti — wafer no. D C U 10
The LA T im age (Fig. 6-40) o f  the sam ple w ith the sputtered Cu displayed a large 
distribution o f oxygen related defects in the Si w afer across the sample.
Figure 6-40 LA T o f  300 nm  electroless C u/ 20 nm  Cu seed/ 100 nm  Ti on
dam ascene pattern (w fr.D CU lO : ref#R 30F 371-l).
These black dots, w hich are im ages o f  oxygen related defects are also easily visible 
throughout the sam ple depth in the ST o f  Figure 6-41. T hen could be due to therm al 
processing during the sputtering and CM P steps. For the sputtering step, the 
tem perature inside the cham ber could be up to 200°C  and the sam ple was polished 
w ith N H 4O H  (am m onia hydroxide) and BTA  during the CM P step. BTA  is a m ono­
polym er that form s to protect copper during the polishing process. How ever, it can 
be cleared away by heating up to 300°C. In addition, the Kato fringes have to tally  
disappeared due to the presence o f  the large num bers o f  the oxygen related 
defects/precipitates. The orientational contrast is visible but not considerable enough 
to m easure.
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SÍO 2  M etal lines
Figure 6-41 ST o f  300 nm  electroless Cu/ 20 nm  C u seed/ 100 nm Ti on 
dam ascene pattern (w frD CU lO : ref#R30F377a-2).
6.3A .2 Temperature Dependence o f  the Electroless and Sputtered Cu Metallisation 
Processing Induced Strain Fields in Si Substrate
To study the tem perature dependence o f  the Cu m etallisation process induced stress 
distributions in the Si wafers, the m easurem ents w ere perform ed on the sam e 
sam ples as for the previous m easurem ents. The sam ples w ere m ounted on a heating 
stage. The x-ray topographs w ere then recorded at room  tem perature (RT), 100, 200, 
300 and 400 °C in both LA -B RT and BR ST m odes.
A gain, the topographs are exam ined for the Pre- and P ost- Cu m etallisation cases o f  
lift-o ff and dam ascene patterns for both electroless and sputtered Cu m etallisation. 
The results are divided into 2  sections; batch 1 : lift-o ff pattern and batch 2 : 
dam ascene pattern. All topographs are generated by the 2 2 8  harm onic reflection 
w ith a penetration depth (tp) o f  65.7 jam. Silicon sam ples w ere cut from  wafers, 
grow n in the [001] direction. The copper line pattern  w as deposited on the silicon 
substrate parallel to the <110> direction. Each set o f  m etallisation lines is com prised 
o f  6 , 8 , 10, 20, 40, 60 and 100 [im w ide structures. Only the lines, o f  w idth  20 and 
1 0 0  pin, are considered in these discussions.
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BATCH 1: LIFT-O FF PATTERN
The results for P re-m etallisa tion  (Step 4: 20 nm  C u s e e d /100 nm  Ti on Si wafer) and 
P W -m eta llisa tion  (Step 5a: 300 nm  electroless C u/ 20 nm  Cu seed/ 100 nm  Ti on Si 
w afer and Step 5b: 300 nm  sputtered Cu/ 20 nm  Cu seed/ 100 nm  Ti on Si wafer) 
w ill be exam ined in this discussion.
Step 4. L ift-o ff  (20 nm Cu seed  la y e r /100 nm Ti)— w afer no. D 4P 3d
BRT and BRST im ages for RT, 100, 200, 300 and 400 °C are illustrated in Figure 6 - 
42 and 6-43, respectively.
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(e)
Figure 6-42 BRT im ages for P re-m etallisa tion  step (20 nm  Cu seed/ 100 
nm  Ti on Si wafer) at (a) RT, (b) 100 °C, (c) 200°C, (d) 
300°C and (e) 400°C (wfr. D 4P3D : re f  # r36f38, r36f40, 
r36f42, r36f44 and r36f46).
M etal locations
(b)
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(c)
(d)
(e)
Figure 6-43 BR ST im ages for P re-m etallisation  step (20 nm  Cu seed/ 100 
nm  Ti on Si wafer) at (a) RT, (b) 100 °C, (c) 200°C, (d) 
300°C and (e) 400°C (wfr. D 4P3D : re f  # r36f39, r36f41, 
r36f43, r36f45 and r36f47).
The topographs for both  LA -B R T and BR ST show  that the strain fields near the edge 
o f  the m etal lines (A rrow s h) are relieved w hen the sam ple w as heated up to 200°C. 
W hen the sam ple w as continuously heated up to 300°C, the strain fields becam e 
m ore intense at the  edge o f  the m etal lines and the strains appear to extend deeper in 
the Si than that at RT. Subsequently, the strain field changes little at 400°C.
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Step 5a. Cu metallisation (300 nm electroless Cu/ 20 nm Cu seed layer/100 
nm Ti)—wafer no. D4P3D1 (s#99)
The / ’(«/-metallisation o f  electroless Cu w as investigated and illustrated in Figure 6- 
44 for LA-BRT.
(c) (d)
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(e)
Temperature (deg C)
(f)
Figure 6-44 LA -B RT im ages for /W -m e ta llis a tio n  step (300 nm  
electroless C u/ 20 nm  C u seed/ 100 nm  Ti on Si wafer) at (a) 
RT, (b) 100 °C, (c) 200°C , (d) 300°C, (e) 400°C  (wfr. 
D4P3D: re f  # r3 6 f5 -l, r36f9, r 3 6 f l l ,  r3 6 fl3  and r3 6 fl5 )  and 
(f) the stress in Cu film  from  Reidel et al. [178].
The LA -B R T results suggest that the strain  fields in the Si wafers are m uch less 
intense for the Post-m etallisation  sam ples. H ow ever, w hen the sam ple was heated, 
the strains becam e greater as the extinction contrast at the m etal edges is greater in 
intensity. The greatest contrast intensity  is at the m axim um  tem perature o f  400°C.
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In this case, the B R ST m easurem ent could not be taken due to a dam aged beam  
collim ation slit. Riedel et a l  [178] investigated this phenom enon in the 500 nm  thick 
Cu film  deposited by CV D at w afer condition 170 °C. A lthough the Cu was 
deposited by different technique, a sim ilar phenom enon w as observed as the stress in 
the Cu film  changed from  tensile to com pressive during heating as illustrated in 
Figure 6-44 (f). This im plies that the stress im posed on Si due to the Cu 
m etallisation and tem perature dependence is transform ed from  com pression to 
tension. In  addition, the stress becam e zero at a tem perature about 75 °C. This could 
be the reason why the contrast intensity as stress in  Si in  the topograph (Fig. 6-44) is 
greater w hen the tem perature is increased to 400 °C. A t room  tem perature, the Cu 
film  put Si into either tensile or com pressive, and the stress im posed in Si liberated at 
elevated tem perature (T =  100-200 °C) as the black/w hite contrasts in toporaphs 
becam e w eak in Fig. 6-44 (b-c). Subsequent, the stress in Si underneath the Cu film  
transform  to the opposite state at increasing tem perature (T= 300-400 °C) as the 
black/w hite contrasts in topographs Fig. 6-44 (d-e) are greater in intensity. This 
heating tem perature-stress transform ation phenom enon w as sim ulated using FEM  
and will be described later in this chapter.
Step 5b. Cu m etallisation (300 nm Sputtered  C u / 20 nm Cu seed  la y e r /100 nm Ti) —  
w afer no. B l, 4F
LA -B R T and BR ST im ages o f  the sam ple at RT, 100, 200, 300 and 400 °C are 
show n in Figure 6-45 and 6-46, respectively. From  the LA -B RT topographs, the 
extinction contrast created due to the sputtered Cu deposition show s a greater 
intensity than that o f  the electroless Cu at room  tem perature. A  black/w hite contrast 
at the line edges is clearly  visible in both  LA -B R T and BR ST topographs at room  
tem perature. As a function o f  tem perature (Fig. 6-45(a) -  (e)), the strain  fields appear 
to be relieved w hen the tem perature increases to 200°C, after w hich the strain  fields 
in Si appear to intensify, as the black/w hite intensities are greater in the topographs 
for 300 and 400°C. A gain, a train  transition through a zero strain point, as per Riedel 
[178], could also be occurring in this case. H ow ever, the strain-induced contrast is
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still sm aller than for the room  tem perature case. The BR ST im ages show  a sim ilar 
tendency to the LA -B RT topographs.
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(e)
F ig u re  6-45 LA -B R T im ages o f  /Y w /rnetallisation (300 nm  sputtered C u/ 
20 nm  C u seed/ 100 nm  Ti on  Si wafer) at tem perature (a) 
RT, (b) 100°C, (c) 200°C , (d) 300°C and (e) 400°C  (wfr. 
B1,4F: r e f #  r3 6 fl8 , r36f20, r36G 2 , r36f24 and r36f26).
(c)
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(d)
Figure 6-46 BR ST im ages o f  the /W -m e ta llis a tio n  sam ple (300 nm  
sputtered Cu/ 20 nm  Cu seed/ 100 nm  Ti on Si w afer) at (a) 
RT, (b) 100°C, (c) 200°C  and (d) 300°C (wfr. B1,4F: r e f #  
r3 6 fl9 , r36f21, r36f23 and r36f25).
BATCH 2: DAMASCENE PATTERN
Sim ilar to batch 1, the sam ples (as in the previous section) w ere heated to RT, 100, 
200, 300 and 400 °C. The LA -B RT and BR ST im ages w ere recorded. The 
topographs o f  the Pre- (Step 2) and Post-Cu m etallisation sam ples (Step 7(a)-(b)) are 
illustrated herewith.
Step 2. R1E etch (SiC>2 on S i)— w afer no. D C U 12
The LA -B R T im ages (Figure 6-47 (a)- (e)) indicate that the strain fields im posed in 
the Si substrate at the pattern edges do not differ greatly w hen the tem perature was 
varied.
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(a) (b)
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(e)
Figure 6-47 LA -B R T o f  the P re-C u m etallisation sam ple (SiC> 2  pattern on 
Si wafer) at (a) RT, (b) 100, (c) 200, (d) 300 and (e) 400 °C 
(wfr.D CU 12: ref#r36f83, r36f85, r36f87, r36fB9 and r36f91).
H ow ever, the BR ST topographs (Fig. 6-48) do seem  to show  that the strain fields are 
relieved when the tem perature is increased. N evertheless, the tem perature is still not 
high enough to relieve the entire strain field in the Si substrate due to the oxidation 
process.
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9
(e)
Figure 6-48 BRST im ages o f  the Pre-Cu m etallisation sam ple (S i02  
pattern on Si w afer) at (a) RT, (b) 100, (c) 200, (e) (d )  300 
and (e) 400°C (w fr.D C U 12: refWr36f84. r36f86, r36f88, 
r36f90 and r36f92).
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Step 7a. CM P 300 nm electroless C u / 20 nm Cu S e e d /100 nm Ti — wafer no. D C U 2
Figures 6-49(a)- (e) are the LA -B R T im ages o f  the electroless Cu sam ple after the 
CM P process. The im ages show  that there are inhom ogeneous strain fields im posed 
on the Si, perhaps due to residual m etal on the surface after the CM P process 
(A rrow s f). A t room  tem perature, the strains in  Si for the Posi-electroless Cu 
m etallisation are sm aller than those o f  the P re-C u m etallisation as the extinction 
contrast is low er in intensity. A t the h ighest tem perature, m ost strains in the Si w afer 
appear to be relieved for the /W -e le c tro le s s  Cu m etallisation. This indicates that 
m ost o f  the strain fields in the Si w afer are liberated after the electroless Cu 
m etallisation. This can be confirm ed by BRST im ages show n in Figures 6-50 (a)-(e).
(C) (d)
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(e)
F igu re 6 -4 9  LA-BRT images o f  the Post-Cu metallisation sample (300 
nm electroless Cu/ 20 nm Cu seed/ 100 nm Ti on damascene 
patterned Si wafer) at (a) RT, (b) 100, (c) 200, (d) 300 and (e) 
400°C (wfr.DCU2: ref#r36f95, r36f97, r36f99, r36fl01 and 
r36fl 03).
lines
(a)
(b)
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(e)
Figure 6-50 BRST images o f  the Post-C u metallisation sample (300 nm 
electroless Cu/ 20 nm Cu seed/ 100 nm Ti on damascene
patterned Si wafer) at (a) RT, (b) 100, (c) 200, (d) 300 and (e)
400°C (wfr.DCU2: ref#r361P5, r36f97, r36f99, r36fl01 and 
r36fl03).
S tep  7b. CM P 300 nm spu ttered  C u / 20  nm  C u S e e d /100 nm  Ti — w ufer no. D C U 10
These LA-BRT (Figure 6-51 (a)-(e)) and BRST (Figure 6-52 (a)-(e)) images for the 
/W -sputtered Cu metallisation display a similar behaviour to the electroless
metallisation. The strain fields in the Si substrate are relieved when the sample was
heated. Most o f  the strains disappear at a temperature o f  400 °C. The strains in Si,
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possibly due to m etal residuals from  the CM P process, also appear in the LA -BRT 
im ages (Fig. 6-51 (a)-(e)) as indicated by A rrow s f.
(c) (d)
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(e)
F ig u re  6-51 LA -B RT im ages o f  the P ost-C u  m etallisation sample (300 
nm  sputtered Cu/  20 nm  Cu seed/ 100 nm  Ti on dam ascene 
patterned Si wafer) at (a) RT, (b) 100, (c) 200, (d) 300 and (e) 
400°C (wfr.D CU lO : ref#r36f73, r36f75, r36f77, r36f79 and 
r36f81).
(b)
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(e)
Figure 6-52 BR ST im ages o f  the P ost-C u m etallisation sam ple (300 nm  
sputtered C u/ 20 nm  C u seed/ 100 nm  Ti on dam ascene 
patterned Si w afer) at (a) RT, (b) 100, (c) 200, (d) 300 and (e) 
400°C (wfr. DCU10: ref#r36f74, r36f76, r36f78, r36fS0 and 
r36f82).
6.3.1.4 Geometry Line Width and Cu thickness Dependence o f  the Electroless Cu 
Metallisation Process Induced Strain Fields in Si Substrate
To study these factors, 500 nm  o f  electroless Cu was deposited on the lift-o ff pattern.
M uch larger strain  fields im posed on the Si are now  observed due to a th icker
electroless Cu deposition  as depicted in Figures 6-53 and 6-54 respectively.
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Figure 6-53 LA -B R T o f  500nm  /W -e le c tro le s s  C u m etallisation/ 20 nm 
Cu seed/ 100 nm  Ti on Si using lift-o ff pattern (wfr. D4P3c: 
ref#R30F328-2).
The very strong contrast near the m etal line edges in Figure 6-53 confirm s the 
increase in strain fields w ith increasing electroless Cu thickness com pared to the 300 
nm  Port-electro less Cu m etallisation image (Fig. 6-20). A rough estim ation o f  the 
stress/strain im posed on Si for electroless Cu deposition is based on a calculation o f  
the therm al stress due to large difference in CTE (C oefficient o f  Therm al Expansion) 
since the tem perature o f  the deposition solution was 80°C during the Cu deposition. 
The calculation o f  the m axim um  value o f  stress for a uniform  film  w hen the 
behaviour is purely elastic is given by
O',,,« = A a - E - A 7 7 ( l - l > )  Eq.6-31
w here crmax =  the m axim um  generated therm al stress, A a  =  the difference o f  CTE 
betw een Si and C u «  13.6 ppm /°C , E = Y oung’s m odulus «162.3 G Pa and v = 
P o isson’s ratio =0.28 [172]. From  eq. (1), the estim ation o f  m axim um  stress is o f  the 
order o f  100 M Pa.
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I
AS =  2 (A 0b)L  *
r
Figure 6-54 B R ST o f  500nm  Post-electro less Cu m etallisation/ 20 nm  Cu 
seed/ 100 nm  Ti on Si using lift-off pattern (wfr. D4P3c: 
ref#R30F332-8).
The 228 BR ST o f  F igure 6-54 show s the very strong black and w hite contrast 
(extinction contrast) w ithin the highly strained Si substrate (Arrows j) near the edges 
o f  the metal lines. In addition, the severely strained Si near the edge o f  Cu lines also 
appears via the orientational contrast m echanism . The orientational contrast is 
observed as a lifting o f  the im age o f  h ighly strained Si near the line edges above the 
image o f  the rest o f  the Si (A rrow  k). The orientational contrast can be observed if  
this m isorientation exceeds the x-ray beam  divergence (A<|)), w hich is equal to 0.238 
m rad for beam line F - l in H A SY LA B . The height o f  the orientational contrast shift 
is AS = 2(A0b)L, w here A0 is the effective m isorientation, L is the distance betw een 
sam ple and film  (50 m m  in this case). This can yield quantitative estim ates for the 
m agnitude o f  strain in the underlying silicon as described in the Chapter 3, in that 
A0B = Yxy.
In the case o f  the 100 jam w ide Cu line, AS «  0.05 m m , therefore, A0B = yxy = 5 x 10"4 
or 0.05% . This im plies that the m agnitudes o f  shear stresses are given by | Txy | = 
G | yxy I w here E =  shear m odulus =  162.3 G Pa [172]. Thus, the lim it on the stress 
m agnitudes is o f  the order o f  I Txy I *  81 M Pa.
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In the case o f  the 20 jim  wide Cu line, AS «  0.08 m m , A 0 b =  y xy = 8 x  10'4 or 0.08%. 
Thus, | Txy | ~ 130 M Pa. These are both o f  the sam e order o f  m agnitude as the 
stresses estim ated using Eq. 6-31.
From  both the calculation and experim ents, the orientational contrast shows that the 
stress near the Cu line edge increases w ith decreasing C u line width. The relationship 
betw een the Cu line w idth and the stresses near the line edge can be clarified using 
FEM , w hich will be described in the next section. H ow ever, the higher stress due to 
the 20 jam w ide C u line could result from  the interference via a m erging o f  the 
topographic im ages near both edges o f  this m etal line. To elim inate this issue, the 
extinction contrast at the edge o f  the m etal lines has been exam ined closely. The 
extinction contrast illustrates the opposite tendency as show n in Fig. 6-54 (Arrow s j)  
in w hich the contrast is m ore pronounced near the line edge o f  the 100 |xm wide Cu 
line and declines w ith decreasing line w idths. This is confirm ed by the LA T and ST 
im ages (Figure 6-55 and 6-56).
t g
Figure 6-55 LA T im age o f  500nm  / ’(»/-electro less Cu m etallisation/ 20 
nm  Cu seed/ 100 nm  Ti on Si using lift-o ff pattern  (wfr. 
D4P3c: ref#R 30F 338-l).
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Figure 6-56 ST im age o f  500nm  Post-electro less Cu m etallisation/ 20 nm  
Cu seed/ 100 nm  Ti on Si using lift-o ff pattern (wfr. D4P3c: 
ref#R30F337-2).
The ST image (Fig. 6-56) illustrates severe destruction o f  the Kato fringes, w hich 
im plies high strain  fields in the Si crystal. Som e orientational contrast is visible in 
this image. H ow ever, the m isorientation is too sm all to m easure in this case. The 
strains, as observed via the extinction contrast annihilation o f  the Pendellosung 
fringes, are deeper and greater in in tensity  with increasing the line width. Therefore, 
it confirm s the relationship betw een the line w idth and strain fields, in that the strain 
fields in the Si substrate increase w ith  increasing geom etry line widths.
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6.3.2 Finite Elem ent M odeling Results and Discussions of Cu M etallisation
Finite elem ent m odeling was used to sim ulate the strain  fields in the Si wafers based 
solely on the tem perature difference. W hile this sim ulation m ay be lim ited, it will 
allow  us to focus in on w hat is one o f  the m ain sources o f  strain. A n understanding 
o f  this, its inclusion or elim ination as a source o f  stress, w ill allow  us to determ ine or 
pinpoint other m echanism s o f  stress induction. The experim ental details including 
the geom etry, dim ension and m aterials properties o f  Cu sam ple are described in 
C hapter 6, section 6.2.3 (Experim ental details o f  FEM ). The sim ulation was carried 
w ith two m ain objectives as follows:
• To evaluate the strain  field in the Si w afers due to the Cu m etallisation (Post-Cu 
m etallisation step) and to com pare w ith SXRT and M RS results. In this case, the 
difference in tem perature w as set to 60 °C (AT =  60 °C), w hich is an estim ation 
o f  the difference betw een the electroless deposition  bath (80 °C) and room  
tem perature.
•  To exam ine the influence o f  the heating process at elevated tem perature (T = 
100, 200, 300 and 400 °C) on the stresses in the Si substrate in the Cu 
m etallisation sam ple and com pared to SXRT results.
6.3.2.1 Simulation o f  the Post-Cu Metallisation
Figures 6-57 to 6-59 illustrate the sim ulated strain fields in the Si w afer due to the 
therm al processing o f  Cu m etallisation for a line w idth o f  20 jam for Gxx, ^ yy, txy, 
respectively. The sim ulations show  that the strain  fields build up near the edge o f  the 
m etal line for both norm al and shear strains. This is in line w ith our SX RT 
observations.
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Figure 6-57
o  cz> r-1 r *  (U) ~  ws s a § § § ä r
FEM  o f  the normal stress in the X-direction ( a \x )  for the 20 
Hm wide Cu metallisation.
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F ig u re  6-58 FEM  o f  (he normal stress in the Y-direction (ayy) for the 20 
Urn wide Cu metallisation.
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Figure 6-59 FEM o f the shear stress ( t x y )  for the 2 0  ^m 
wide Cu metallisation.
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The simulations were performed for line widths o f  0.1, 0.5, 1.0, 2.0, 5.0, 10, 20, 40, 
60 and 100 jim. The normal stresses (axx) along the interface between the Si and 
metal layer are illustrated in Figure 6-60.
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F ig u re  6-60 The FEM simulation o f  the normal stress in the X direction 
(cTXx) along the Si/metal interface for copper line widths o f  
0.1, 0.5, 1.0, 2.0, 5.0, 10, 20, 40, 60 and 100 \im . Note:
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positive and a negative signs represent tensile and 
com pressive stresses, respectively.
A s expected the stresses build up near the edge o f  the m etal lines. The com pressive 
stresses were found in the Si underneath the m etal layer near the edge o f  the metal 
lines. One can also see that the com pressive stress in the Si underneath the metal 
layers decreases w ith increasing line width.
In contrast, the stresses outside the edge o f  the m etal lines are separated into two
cases, i.e. line w idth less than 1 ^m  and larger or equal to  1 nm . W hen the line w idths 
are less than 1 jim . a com pressive stress in the Si w afer outside the edge is observed. 
The stress in the Si w afer outside the edge changed state into a  tensile stress when the 
Cu line w idths are larger or equal to  1 j.im. The transition in stress com m ences for 
line w idths o f  approx. 6 ^im. The relationship betw een the stress at the edge outside
the Cu line and the Cu line w idth is illustrated in Figure 6-61.
Cu line widths (micron)
F ig u re  6-61 The outcom e o f  the FEM  sim ulation o f  the relationship 
betw een the norm al stresses ( a Xx< ° yy ) and shear stress ( xXy )
— Sxx 
-* -S y y  
Txy
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. outside the edge o f  the m etal lines as a function o f  the copper 
line w idths.
The FEM  result in Fig. 6-61 show s that the com pressive stress outside the edge o f  the 
m etal line decreases significantly  w ith increasing the Cu line w idth w hen the Cu line 
w idths are less than  6 jam. The stress changes to tensile stress w hen the Cu line 
w idths are larger or equal to 1 jim. It is estim ated that the relationship o f  ax x  (Sxx) 
and the Cu line w idths are given by
= 1 3 9 .5 -1 9 5 .5 c x p (-C u lin e w id th l2.3) M Pa Eq. 6 -3 2
where C u line w idth  is given in m icrons.
A  com parison o f  the ax x  (SXx) betw een FEM  data and the em pirical Equation 6-32 is 
depicted in Figure 6-62.
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F ig u re  6-62 A com parison o f  the norm al stress in X  direction (axx) from  
FEM  data and the em prical equation as a function o f  the Cu 
line w idths.
From  Figure 6-62, the a xx and the Cu line w idth are related in term s o f  the 
exponential distribution. This result w ill be com pared to the result from  M RS and
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will be discussed later in this chapter (section 6.3.3.3 Influence o f  Cu line width on 
the stress distributions in Si wafers).
6.3.2.2 Simulation o f  the Cu Metallisation due to the Heating Effect
As an exam ple, we now  describe the FEM  carried o u t for the 20 |im  line w idth Cu 
m etallisation, w hich w as annealed at 100, 200, 300 and  400 °C. A com parison o f  
stresses in the Si w afer for the P ost-C u m etallisation before  and after annealing along 
the Si/m etal interface is show n in Figure 6-55 for (a) <7xx (b) a YY and (c) txy-
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X -d lrection  from m iddle o f C u  line width at the Si/metal 
interface (m icron)
(b)
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Figure 6-63 The FEM  sim ulation o f  the induced strains for the /V e-heated 
and /W -H e a te d  copper m etallisation (a) a Xx  ( b )  c tYy  and (c) 
t\ y along the X -direction from the m iddle o f  the m etal lines 
(X  =  0 nm ) to  the edge o f  the m etal (X = 10 urn) a t the 
Si/m ctal in tc rfacc(Y =  150 ^m ).
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The FEM  results show  that the stress distributions in the Si w afer at the edge o f  the 
Cu line are com pressive for ax x  and ayy , and tensile  for tx y  at room  tem perature 
(Pre-heated). A fter the sam ple was heated at elevated tem perature from  100 to 400 
°C, the stress transform ed into the opposite state (i.e. tensile becam e com pressive, and 
com pressive becam e tensile). A lthough the strain  transition  point is slightly different 
from  the SX R T result (Figs. 6-44 and 6-45), this FEM  result (Fig. 6-63) confirm s the 
correlation o f  the strain transition  phenom enon w ith  the SX RT results.
6.3.3 Micro-Raman Spectroscopy Results and Discussions
M icro-R am an spectroscopy w as used to evaluate the stress distributions in the Si 
substrate due to the Cu m etallisation. As m entioned in the experim ental chapter, the 
M RS m easurem ents w ere perform ed only on the 20 and 100 |im  line w idths Cu 
m etallisation sam ples, except for the m easurem ent o f  the line w idth dependence and 
annealing effect. The aim s o f  these m easurem ents w ere as follows:
• To evaluate quantitatively the stresses in the Si substrate due to the 
electroless C u m etallisation, the m easurem ents o f  Pre- and Posi-m etallisation 
electroless Cu sam ples w ere perform ed and com pared to the SXRT results.
•  To com pare the stress in Si due to the Cu m etallisation process w ith two 
different techniques, i.e. the electroless plating and sputtering techniques, the 
Posi-m etallisation  electroless and sputtered Cu sam ples w ere m easured.
•  To study the influence o f  the copper line w idth  on the strain fields in the Si 
substrate due to the Cu m etallisation, the P W -m eta llisa tion  electroless Cu 
sam ples w ere investigated.
• To study the effect o f  annealing on electroless Cu m etallisation as a function 
o f  the line w idth, the P o^ -m eta llisa tion  electroless Cu sam ple w as annealed 
at 400 °C and subsequently m easured.
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It is worth noting that the Raman shift and the measured stress can be used only in 
the Si regions.
6.3.3.1 Electroless Copper Metallisation Induced Stresses in Si Substrate
To study the electroless Copper metallisation induced stresses in the Si substrate, 
MRS measurements on the 20 j.im line width Pre- and Post- metallisation samples 
were performed. The Raman shift (a) and the normal stress in the X direction (b) for 
the Pre- and Post- electroless Cu metallisation samples with a 20 pm line width arc 
illustrated in Figure 6-64 and 6-65, respectively.
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F igu re  6-64 (a) The Ram an shift ( c m 1), and (b) the normal stress ( o \x ,
M Pa) for the 20 urn C u line w idth /V e-m etallisation sam ple 
(ref# D4P3d).
The M RS (Fig. 6-64(b)) show s that a tensile stress is generated in the Si substrate near 
the edge outside o f  the metal line due to  the Ti and m etal seed layers before the Cu 
m etallisation step. The m axim um  m agnitude o f  the stress is about 60 M Pa.
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Figure 6-65 (a) Ram an shift ( c m 1) and (b) S tress (oxx , M Pa) for the  20
pm  Cu line w idth P o sh  C u  m etallisa tion  sam ple (Ref# s-97).
For these m easurem ents, it appears that the e lectro less Cu m etallisation created an 
even greater tensile stress in the Si w-afcr near the edge o f  the C u line with the 
m agnitude o f  -  150 M Pa. This m agnitude o f  the tensile  stress correlates to stress 
calculated from the orientational contrast in the B R ST  im age o f  /?o.vr-electroless
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metallisation (Fig. 6-55), the general stress calculation from Eq. 6-31, and axx  
simulated via FEM at the outside o f  the metal line in Figure 6-61.
6.3.3.2 E lectroless vs. S p u tte re d  C opper M etallisations
A comparison o f the stresses in the Si wafer due to the metallisation techniques, i.e 
electroless plating versus sputtering techniques, is obtained in this section. The 
measurements were performed on the 20 ^m Cu line widths using the lift-off pattern.
The Raman shift (a) and normal stress, c t x x  (b) for the electroless Cu metallisation 
was given in Figure 6-65 above. Figure 6-66 illustrates the Raman shift (a) and stress 
( c t x x )  in the Si due to the 20 |im line w idth sputtered Cu metallisation.
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Figure 6-66 (a) Raman shift (c m 1) and (b) Stress, axx (MPa) o f  the 20
jim line width sputtered Cu metallisation by lift-off pattern 
(refft B1-4F).
For the sputtering technique, the compressive stress in the Si wafer near the edge 
outside o f  the metal line was o f  the order o f -  -180 MPa. It can be seen from Figs. 6- 
65 and 6-66 that the stress magnitude in the Si due to the electroless deposition and 
sputtering o f  the Cu metallisation is o f  the same order but opposite in state. For the 
same coppcr geometry and line width, the electroless Cu metallisation places the Si 
near the outside edge o f  the metal line in a tensile stress, whereas, the sputtered Cu 
metallisation puts the Si near the outside edge the metal line in compression. This 
could be related to the creation o f the copper and its texture, grain size as well as self­
annealing after deposition. Yamada et al. reported that the grain size o f  the sputtered 
Cu (max. -  1.8 jim) is much smaller than for electroless Cu (max. ~  4 ^m); therefore 
it could be possible that the recrystallisation process in the sputtered Cu is slower than 
the electroless Cu resulting in a different stress state [177]. In addition, it has been 
known that the sputtered films are normally in compression and thus the underneath 
Si is put in tension.
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63.3.3 Influence o f  Cu LineWidth on the Stress Distributions in Si Wafers
The M RS m easurem ents w ere carried out on the P ost- 500 nm  electroless Cu 
m etallisation sam ple. This sam ple is called the /V e-annealed sample. The norm al 
stresses (axx) for 2, 4, 6, 8, 10, 20 and 100 |im  Cu line w idths w ere m easured and are 
illustrated in F igure 6-67.
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F ig u re  6-67 The norm al stress (ax x ) in the Si substrate ju s t below  the 
Si/m etal interface due to the 500 nm  electro less Cu
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m etallisation as a  function o f  Cu line w idths (Pre-annealed 
sam ple).
Figure 6-67 show s that the stresses im posed in the Si substrate due to the Cu 
m etallisation are dependent on the Cu line w idth. The M RS results indicate that the 
stresses build up near the edge o f  the m etal line. The relationship betw een the Cu 
line w idth and stress (axx) in Si near the edge o f  the Cu line is show n in Figure 5-68.
Cu linewidths (micron)
Figure 6-68 The relationship betw een the norm al stresses (axx , M Pa) in 
the Si substrate calculated from  the Ram an shift and the Cu 
line w idths o f  the P re-annealed  sample.
The norm al stresses im posed in the Si w afer due to the electroless Cu m etallisation 
are com pressive near the edge o f  the C u line w hen the Cu line w idth  less than  - 1 0  
jam. The norm al stress in Si changes to tensile stress w hen the Cu line w idth is larger 
than -1 0  jam. In addition, w hen the Cu line w idth is larger than -1 0  jim, the 
m agnitude o f  the tensile stress seem s to be alm ost independent o f  the Cu line width. 
The estim ation o f  Eq. 6-33 indicates that the stress ( a Xx) due to the electroless Cu 
m etallisation is related to the Cu line w idth in term s o f  an exponential distribution. 
This result correlates w ith  the FEM  sim ulation (Fig. 6-62). The equation o f  the 
experim ental M RS curve is
a ¡a  = 1 1 5 .6 -2 8 1 .4 e x p (-C w  line w id th !5.5) Eq. 6- 33
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A comparison o f  the normal stress (<rXx) from the experimental MRS data, the 
calculated FEM distribution and the empirical estimates o f  Eqs. 6-32 and Eq. 6-33 
are shown in Figure 6-69.
Cu line widths
Figure 6-69 A comparison o f the normal stress in the X direction (<Txx) 
from experimental MRS data, the FEM simulation and the 
empirical estimations o f  Eq. 6-32 and Eq. 6-33.
Figure 6-69 suggests that the generated stress versus line width (L) tendency is a 
function o f the geometrical arrangement. In addition, both FEM and MRS results 
confirm that the stress (oxx) due to the electroless copper metallisation is empirically 
related to the Cu line width in terms o f  an exponential distribution (Eq. 6-32 and 6- 
33). However, the MRS data for 20 < L < 100 ^m does clearly indicate that the 
stress imposed on the Si due to the Cu metallisation does appear to decrease with line 
width. This phenomenon could be explained in terms o f  a self-annealing effect in 
the Cu line [174]-[176].
Graham ct al. [175] found that the copper self- annealing is a function o f the copper 
line widths in that the smaller Cu line widths require a higher activation energy to 
achieve full recrystallisation than the wider ones. In addition. I^agrange et al. [176]
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investigated the Cu self-annealing phenom enon as a function o f  the Cu thickness, 
and found that the self-annealing is slow ed dow n for a th inner Cu layer due to 
physical restrictions, w hile the th icker layer approached the grain size o f  recrytallised 
copper, forcing grow th to proceed in two dim ensions (2-D). Therefore, the stress 
re lie f tends to be low er w hen the layer is thinner due to the physical lim itation. 
B rongersm a et aL [174] agrees w ith Lagrange et a l  [176]. N evertheless, 
B rongersm a also m entioned that a very rapid prim ary crystallisation occurred from  
the top surface dow n ju s t after deposition, w hich was then  follow ed by a slow er 
lateral recrystallisation producing large secondary grains. The physical lim itation o f  
the Cu lines could explain the self-annealing phenom enon as a function o f  the Cu 
volum e in that the recrystallisation process could not occur w hen the Cu line w idth 
becom es very sm all since the density  o f  grains per volum e, is not large enough for 
the recrystallisation process to occur. Therefore, the stress in Si due to the sm all Cu 
line w idths is still frozen w ithin, w hereas the stress in the Si due to the w ider C u 
m etallisation is relieved by the self-annealing process. From  M RS and FEM  results 
in Figure 6-69, it can be concluded that the stress generated in the Si is m ainly due to 
the geom etrical effect w ithout self-annealing at L <  20 jim, w hereas the self­
annealing m ay influence the stress im posed on Si for 20 <  L < 100 |im . The latter 
phenom enon can be exam ined using A tom ic Force M icroscopy o f  the Cu grain 
density (AFM ).
To investigate the grain size/density  in the copper as a function o f  the Cu line w idths 
due to the self-annealing effect, atom ic force m icroscopy (A FM ) was indeed 
perform ed using Pacific N anotechnology A FM  system  series 2002. A  contact m ode 
w ith 2 H z scane rate and 2.15 fim sam pling area w ere em ployed in this experim ent. 
The A FM  results for C u line w idths o f  2, 4, 8, 10, 20, 60 and 100 (xm are illustrated 
in Figures 6-70 (a)-(g), respectively.
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(g)
Figure 6-70 AFM results for the electroless Cu as a function o f the Cu 
line widths o f  (a) 2 urn, (b) 4 jam, (c) 8 ^m. (d) 10 urn. (e) 20 
pm, (0  60 |im and (g) 100 fim. Note: image dimensions: 
2.15 j.im x 2.15 (.im.
272
Jarujit Kanatharana
The A FM  results (Fig. 6-70) show  that the grain sizes o f  the Cu lines are about 0.3-
0.5 ¡xm for line w idths o f  2 jim  -  20 and thereafter start form ing copper clusters 
w hen the Cu line w idth gets bigger, i.e. L > 60 jim. This im plies that the cluster 
form ation is related to the re lief o f  som e stress in the Cu lines and thus also in the 
underlying Si. This result confirm s that the self-annealing phenom enon influence the 
stress in Si only w hen 20 < L < 100 jim.
63.3.4 Effect o f Annealing Process on Stress Distributions in Si Substrate due to 
the Electroless Cu Metallisation
In this part, we report on the m easurem ents w ere perform ed on the annealed 500 nm  
electroless Cu sam ples, henceforth  called the Posf-annealed sam ples w ith 2, 4, 8, 10, 
20, 60 and 100 jim  C u line w idths. This experim ent is to investigate the im pact o f  
therm al processing steps on the Cu m etal strain, etc. Som e detail on w hat sort o f  
therm al steps w ould/could be involved is essential. The norm al (axx) stresses in the 
Si substrate at the Si/m etal interface calculated from  the R am an shift in the Si under 
these Cu lines are illustrated in Figure 6-71.
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Figure 6-71 The normal stress (crxx) in the Si substrate just below the
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Si/m etal interface due to the 500 nm  electroless Cu 
m etallisation as a function o f  Cu line w idth after annealing at 
400 °C ( /^ / - a n n e a le d  sam ple).
The relationship betw een the Cu line w idth and the stress im posed in the Si near the 
edge o f  the C u line due to the effect o f  annealing is show n in Figure 6-72 below.
Cu linewidth (micron)
Figure 6-72 R elationship o f  the norm al stress ( g x x )  in Si im posed due to 
the C u m etallisation near the edge o f  the m etal line after 
annealing at 400 °C as a function o f  Cu line width.
Figure 6-72 show s that the norm al stresses in Si are shifted to the com pressive state 
for the entire range o f  the Cu line w idths after annealing. H ow ever, the overall shape 
o f  the curve for the relationship o f  the P ost-annealed sam ple stress and C u line w idth 
is sim ilar to that for the P re-annealed  sam ple (Fig. 6-69) in that the stresses increase 
w ith increasing C u line w idths for line w idths below  -1 0  |um. Subsequently, the 
tendency changes as the norm al stresses decrease w ith increasing Cu line w idth in 
the 10-100 j^m range,
275
Jarujit Kanatharana
Again, the AFM measurement was performed using the same system and the same 
settings as previously used to investigate the grain size/density o f  the Cu as a 
function o f  the Cu line w idths after annealing at 400 °C. The AFM result for Cu line 
widths o f  4, 6, 8. 10, 20, 60 and 100 are portrayed in Figures 6-73 (a) -  (g), 
respectively.
(c) (d)
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(g)
Figure 6-73 AFM results for the electroless Cu on Si samples as a
function o f  the Cu line widths o f  (a) 4 jim, (b) 6 pm, (c) 8
fim, (d) 10 jim. (e) 20 ^m, (f) 60 ^m and (g) lOO i^m after
annealing at 400 °C.
The AFM results in Figures 6-73 (a)-(g) show that the grain sizes o f  the Cu lines are 
similar tendency to the AFM results o f  the /Ve-annealed one (Figs. 6-70 (a)-(g)).
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In this case, the grain sizes o f  the Cu lines are about 0.3-0.35 jim  for line w idths less 
than 10 (im and thereafter start form ing copper clusters w ith  an average grain size o f  
about 0.2 iim  w hen the Cu line w idth gets bigger, i.e. L > 60 jum. This suggests the 
stress im posed on the Si substrate, as a function o f  the Cu line w idths should be 
about the sam e, i f  the stress w ere correlated to C u grain size. H ow ever, this result 
does not appear to explain the shift o f  the stress in the Si due to the Cu lines to a 
com pressive state.
The shift o f  the stress im posed on the Si due to the annealing step is possibly due to 
the therm al m ism atch betw een the Si, the m etal layers, and the any possible new  
m etallic com pounds created in the m etal layers. This m ay be resolved by using 
X RD , w hich will be described in the next section.
6.3.4 X-Ray Diffraction (XRD) Results and Discussions
The aim  o f  this m easurem ent is to investigate i f  new  interm etallic com pounds are 
produced in the annealing atage as noted in the M RS results and subsequent 
discussion. The Pre- and /W -a n n e a le d  sam ples w ere classified as follows:
• P re-m etallisa tion  sam ple and P W -an n ea led
•  Posr-electro less Cu m etallisation and P ost-annealed
• P ost- sputtered Cu m etallisation and P re-annealed
•  Posi-sputtered  Cu m etallisation and Posi-annealed
The X R D  m easurem ents were perform ed using a  Philips X 'Pert PRO  XRD system  
w ith a m odel PW 3040 (m ppc) x-ray generator and a m odel PW 3050/65 goniom eter. 
The X R D  patterns w ere com pared w ith standard patterns from  the Pow der 
D iffraction File Release 2000, D ata Sets 1-50 plus 70-88, International Centres for 
D iffraction data [173].
The X R D  pattern  o f  the P re-m etallisa tion  and Postf-annealed sam ple is illustrated in 
Figure 6-74 below.
278
Jarujit Kanatharana
2-Theta
Figure 6-74 The X R D  pattern o f  the Pre-m etallisation (20 nm  Cu seed/ 
100 nm  Ti/ Si) sam pled, w hich was annealed at 400 °C.
From  Figure 6-74, tw o peaks are distinguishable in the XRD pattern at 20 values o f  
53.05° and 56°. C om pared to the standard XRD patterns, it is likely that the peak at 
53.05° is due to Cu(O H )2 (72-0140) and the peak at 56° is from  a com pound o f  Ti 
and O, e.g. T i6O n  (76-1266) or T i70 i 3 (85-1059), etc. This suggests strongly that the 
annealing step generated an oxide com pound in the m etal layers.
The XRD pattern  o f  the P ost-e lectroless Cu m etallisation sam ple before annealing is 
depicted in Figure 6-75.
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2-Theta
Figure 6-75 The X R D  pattern o f  the /W -e le c tro le s s , P re -annealed Cu 
m etallisation sample.
The X R D  pattern in Figure 6-75 indicates that the Cu electroless plating technique 
created Cu predom inantly  orientated along < 111> and < 2 2 0  planes. In addition, the 
T i-oxide com pound and C u(0H )2 are visible as in the pre-m etallisation process.
The sam ple was then annealed, i.e, the Post-e lectroless, P ost-annealed Cu sam ple, 
and investigated using XRD. The X R D  result is depicted in Figure 6-76.
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2-T h e ta
Figure 6-76 The X R D  pattern  o f  the P art-e lec tro less C u m etallisation 
sam ple, w hich was annealed at 400 °C.
A fter annealing, the Cu is oxidised and produces CuO and CugO com pounds. The 
peak at 78° indicates the A1 m aterial, w hich is m ost likely from  the A1 sam ple holder 
during the XRD m easurem ent.
The P art-spu tte red  Cu m etallisation sam ple for both Pre- and Post- annealing is also 
evaluated using XRD. The XRD patterns o f  the Pre- and Post- annealed sam ples o f  
the P art-spu tte red  C u m etallisation are illustrated in Figures 6-77 and 6-78.
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2-Theta
Figure 6-77 The X R D  pattern o f  the Posi-sputtered, P re -annealed Cu 
m etallisation sample.
The XRD o f  the P ost-sputtered Cu m etallisation sam ple reveals that the copper 
deposited using the sputtering technique consists preferentially  o f  several film  
textures, i.e. < 1 1 1>, <200>, <220> and < 3 1 1>. In addition, the Ti-oxide com pound 
and C u(O H ) 2  are also visible as indicated in Fig. 6-77.
The sam ple w as then annealed and the X R D  m easurem ent was perform ed. The XRD 
pattern o f  the Port-annealed , P ost-sputtered Cu m etallisation is show n in Figure 6- 
78.
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2-Theta
Figure 6-78 The X R D  pattern  o f  the Posi-sputtered Cu m etallisation 
sam ple after annealing at 400 °C.
The X R D  pattern o f  the Posi-annealed  Posi-sputtered Cu m etallisation sam ple show s 
that the annealing process generated an additional CuO  com pound, w hich is in good 
agreem ent w ith the P ost-annealed P ort-e lectro less Cu m etallisation sample. In 
addition, A1 peaks w ere visible in the X R D  pattern. Again, this A1 m ost likely is 
from  the sam ple holder during X R D  m easurem ent.
From  the X R D  results, we can com m ent on the possible im pact on the stresses 
distributions in the Si substrate due to the electroless and sputtered Cu m etallisation, 
and the effect o f  annealing as follows:
•  A fter annealing, a CuO  com pound w as found in both  electroless and 
sputtered Cu m etallisation samples. This could result in the shift o f  the stress 
state o f  Si substrate as exhibited by the M RS m easurem ent. In this 
circum stance, three cases w ere calculated and com pared, i.e. (a) Cu/Si, (b) 
C uO /S i? and (c) CuO /C u/S i as show n below ;
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Cu CuO C uO
t e a  ' I
Si Si Si
(a) (b) (c)
This approxim ation o f  the m axim um  stress im posed in Si due to bilayer 
system s o f  cases (a) C u/Si and (b) CuO /Si can be evaluated Eq. 6-31, i.e.
^max =  A c t  • E  ■ A T  /( I  - u ) , w here A a =  13.6 ppm /°C  for Cu-Si and -  21.2
ppm /°C , and AT is the tem perature different betw een the strained and 
unstrained condition. For CuO -Si as a result o f  the m axim um  stress o f  -  100 
M Pa for case  (a) C u/Si and -2 5 0  M Pa for case (b) C uO /Si. For case (c) 
CuO /C u/Si, a m ultilayer system  is given by Hsueh (180J as
2(3z + 2/ ) "
<7, = — — — — £  £ , / , ( « , -or ,)A 7 \ where z  = total thickness and ts =
»-i
substrate thickness. The approxim ate stress calculated in case (c) is ~  150 
M Pa. All cases give the stress in Si in com pressive state. This m agnitudes 
suggest the h igher stress im posed in Si could be greater after the C u sam ple 
w as annealed. In addition, this estim ation suggests that the C uO  layer 
appeared after annealing put stress into Si to com pressive state.
284
Jarujit Kanatharana
6.4 C onclusions
The aim  o f  this chapter is to study the stress im posed in the Si substrate due to the Cu 
m etallisation techniques used in IC processing. The SX RT technique show ed that 
the stresses in Si due to the electroless Cu m etallisation w ere intense at the edge o f  
the m etal lines and w ere com pressive at the interface betw een Si and the m etal 
layers, as confirm ed by the theory o f  M eieran and Blech for extinction contrast in 
SXRT. This result agreed w ith  the FEM  sim ulations.
Two m etallisation techniques w ere used in this study: the electroless plating 
technique and the sputtering technique. SXRT results indicated that the Cu deposited 
using the sputtering technique generated greater stress in the Si than w hen using the 
electroless plating technique. This w as further elucidated using the X RD  results. 
This Cu texture could be related to the stress in the Si substrate in term s o f  the lattice 
m ism atch in Cu itself, w hich increases the surface energy as described by W ong et 
al. [179], thus im posing an additional stress in  Si. How ever, the M RS results 
suggested that the m agnitude o f  the stresses in the Si w afers at the edge o f  the m etal 
w ere alike, including w hen both electroless and sputtered Cu sam ples were heated to 
100, 200, 300 and 400 °C. The SX RT topographs indicated that the stress was 
m ostly relieved at 200°C  and the stress (via black/w hite contrast) becam e greater 
w ith higher tem peratures (300 and 400°C). This is due to the stress transition effect 
as outlined in this chapter.
The influence o f  the C u line w idth on the stress in the Si w afer w as studied. The 
stress distributions in Si as a function o f  the C u line w idth for 2 < L < 100 jam 
electroless Cu lines w ere investigated. The FEM  result is in accordance w ith  the 
M RS results. In addition, the relationship betw een the stress and the Cu line w idth, 
studied using the M RS technique w as divided into 2 ranges. For Cu line w idths less 
than 20 \im , the stress increased w ith  increasing the Cu line w idth due to the therm al 
stress w ithout the self-annealing effect, w hereas the stress decreased w ith increasing
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line w idths in the range o f  20-100 jam due to the therm al stress w ith the se lf­
annealing effect. This self-annealing phenom enon was observed using AFM .
The effect o f  the annealing process on the Cu m etallisation was investigated using 
the M RS technique. It is observed that the stresses in the Si shifted to a com pressive 
state after annealing at 400 °C. In addition, the relationship betw een the stress and 
the Cu line w idth o f  the P re-annealed  sam ple displays the sam e tendency as that o f  
the Posi-annealed sam ple. The X R D  results indicated that the shift o f  the stress in 
Si w afer is possibly caused by  the oxidation o f  Cu (CuO ) during the annealing 
process. Even though the annealing process in m anufacturing practice is usually in 
nitrogen atm osphere, this study can relate to ageing processes o f  oxygen, w hich can 
enter the package over the long term .
286
Jarujit Kanatharana
CHAPTER 7 CONCLUSIONS AND FUTURE PLANS
This project is aim ed at exam ining the stress/strain im posed on Si substrates due to 
flip-chip reflow  process and due to Cu m etallization in IC processing. To evaluate 
these issues, synchrotron x-ray topography (SX R T) and m icro-R am an spectroscopy 
(M RS) w ere em ployed. B oth  results w ere com pared to finite elem ent stress 
m odelling (FEM ) in order to understand the behaviour o f  the m aterials due to 
elevated process tem perature steps. Finally, x-ray diffraction (X RD ) w as used to 
exam ine the m aterial com pounds, w hich could be related to the m ajor sources o f  
strain in the Si w afer due to these processes.
7.1 Solder Bump Reflow Process Induced Stress Distribution in 
Silicon Substrates
t
7.1.1 Sum m ary
In the case o f  the flip-chip reflow  process, the stress d istributions in Si substrates due 
to the reflow  process and UBM  etching tim es w ere observed using synchrotron x-ray 
topography. It w as found that after the reflow  process, the x-ray topographic 
extinction and orientational contrasts w ere greater in aereal dim ension. In addition, a 
shear stress m agnitude o f  the order o f  100 M Pa was observed v ia  orientational 
contrast. These w ere attributed to the elevated tem peratures used in the reflow  
process. A fter the rem oval o f  the Pb/Sn bum ps, the orientational contrast due to the 
severe strain fields could not be observed in the topographs. This confirm ed that the 
reflow  process w as one o f  the m ajor sources o f  strain  fields in the Si substrate. In 
addition, the shear strains sim ulated from  FEM  as w ell as the uniaxial stress data 
from  M RS show  sim ilar results w ith respect to the SX RT m easurem ents.
It is also found that after the reflow  process, w hen the U B M  etching tim e was 
increased from  15 to 25 m inutes, the stress distributions in the Si substrates w ere 
visible via x-ray topography and w ere o f  the order o f  m agnitude o f  100 M Pa.
287
Jarujit Kanatharana
H ow ever, for the 30 m inutes etching tim e, no orientational contrast w as observed in 
the BR ST images. This suggests that the strain fields in Si substrate w ere now  
sm aller and this could be due to the residual UBM  layer and som e passivation layers 
being etched o ff  the sam ple.
The XRD m easurem ents w ere perform ed on the etched back, /7<w/-reflowed process 
sam ple and com pounds o f  N i and Ti w ere visible. This confirm ed that the stress 
im posed on the Si substrate represented by the orientational contrast in Figure 5- 
31(c) is generated from  the N i and Ti in the UBM  layer. TEM  revealed that several 
N i, Sn and V com pounds w ere found at the U B M /solder bum p interface. NiaSa* is a 
m ajor interm etallic phase after the reflow  process and this new  interm etallic 
com pound could be a m ajor strain source in the Si substrate. Thus, it can be 
concluded that the m ajor sources o f  the strain field after the reflow  process are the 
Pb/Sn m aterial w hich covered the U B M  layer after reflow  and the interm etallic 
m aterials which are generated during the elevated tem perature steps.
M RS analysis indicated that the uniaxial stress (axx) changed from  a com pressive 
stress o f  100 M Pa to a tensile stress o f  300 M Pa after the reflow  process. It is found 
that the FEM  result correlates well w ith the M RS result and this stress shift is 
prim arily  due to CTE differences in the m aterials in the ball grid array structure..
7.1.2 Fu ture  Plans
As m entioned in Chapter 5, m oves tow ards using lead-free solder addresses the need 
for environm entally conscious assem blies. W ith respect to the green m ovem ent in 
the electronics industry, environm ental issues result from  the concern that lead- 
bearing m aterials, such as Sn/Pb solders, w ill end up in landfills. Lead can then 
possibly leach into ground water, causing a potential health  hazard for current and 
future generations.
In response to this issue, the European U nion (EU ) has proposed banning lead from  
electronics by 2004 [89]. C orrespondingly, Japan has established m andates that,
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w hen taken together, w ill also elim inate lead from  electronic products. Japanese 
firm s are already m anufacturing and m arketing several lead-free consum er products. 
This also com pels the U.S. electronics industry to develop m aterials and assem bly 
practices to support this global m ovem ent.
In order to support a new  solder m aterial, U BM , passivation m aterials and dielectric 
m aterials will be substituted to com patible w ith  new  kinds o f  solder bum ps. 
Therefore, the reliability  o f  the m echanical stress w ill be one o f  a m ajor concern. 
Several kinds o f  lead-free solder and other solder m aterials are focused as new  
candidates for the future. Therefore, understanding o f  the stress distribution in Si 
w afer o f  these follow ing m aterials should be considered
• Sn-A g-Cu alloy,
•  Sn-A g-In-Cu alloy
•  E lectroplating C u m aterials or so-called Cu bum p [1],
7.2 Copper metallisation Process Induced Stress Distribution in 
Silicon Substrates
7.2.1 Summ ary
The aim  o f  this segm ent w as to study the stress im posed in Si substrates due to the 
Cu m etallisation techniques used in IC processing. The SXRT technique showed 
that the stresses in Si due to the electroless Cu m etallisation w ere intense at the edge 
o f  the m etal lines and w ere com pressive at the interface betw een Si and m etal layers, 
as confirm ed by the theory o f  M eieran and B lech for extinction contrast in SXRT. 
This result agreed w ith  the FEM  sim ulations.
Two m etallisation techniques w ere used in th is study: the electroless plating 
technique and the sputtering technique. SX RT results indicated that the Cu deposited 
using the sputtering technique generated greater stress in the Si than w hen using the 
electroless plating technique. This w as further elucidated using the X R D  results.
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The Cu deposited by the sputtering technique is com posed o f  several lattice 
orientations, w hereas the C u deposited by the electroless plating technique consists 
o f  only < 1 1 1> and < 1 10> orientations. This Cu texture could be related to the stress 
in the Si substrate in  term s o f  the cavity  or lattice m ism atch in C u itse lf im posing an 
additional stress in Si. H ow ever, the M RS results exhibited  that the m agnitude o f  the 
stresses in the Si w afers at the edge o f  the m etal were alike, including w hen both 
electroless and sputtered C u sam ples w ere heated to 100, 200, 300 and 400 °C. The 
SX RT topographs indicated that the stress was alm ost relieved at 400°C due to the 
slow er self-annealing effect com pared to electroless Cu.
The influence o f  the Cu line w idth on the stress in the Si w afer was studied using 
FEM  and M RS. Both results suggest that the generated stress versus line w idth (L) 
tendency is a function o f  the geom etrical arrangem ent. The stress (cixx) due to the 
electroless copper m etallisation can be em pirically  related  to the Cu line w idth in 
term s o f  an exponential distribution (Eq. 6-32 and 6-33). In addition, the A FM  
results confirm  that the stress generated in the Si for Cu line w idths L < 20 jam is due 
to the geom etrical effect w ithout the influence o f  the self-annealing. For line w idths 
w ith 20 < L < 100 |im  the stress im posed on the Si due to the Cu m etallisation does 
appear to decrease w ith line w idth. This is m ost likely due to the self-annealing 
effect correlating w ith  the geom etrical effect.
The effect o f  the annealing process on the C u m etallisation was investigated using 
the M RS technique. The A FM  result confirm s the sim ilar tendency o f  the stress as a 
function o f  the Cu line w idths. It is observed that the stresses in the Si shifted to a 
com pressive state after annealing at 400 °C. In addition, the relationship betw een 
the stress and the Cu line w idth o f  the P re-annealed  sam ple d isplays the sam e 
tendency as that o f  the P art-annea led  sample. The X R D  results indicated that the 
shift o f  the stress in Si w afer is possib ly  caused by the oxidation o f  Cu (CuO) during 
the annealing process.
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7.2.2 Future Plans
A lthough the im pact o f  a num ber o f  processing steps on the stress im posed in the Si 
substrate due to the C u m etallisation were perform ed in this study, several interesting 
issues could be exam ined in the future:
•  Study the stress d istributions in Si w afer due to electrochem ical C u 
m etallisation in a dual dam ascene m etallisation schem e, as this is an actual 
pattern in industry.
•  Exam ine the influence o f  the low -k dielectric m aterials both  inorganic and 
organic such as fluorosiligate glass (FSG), B lack diam ond™  (AM AT), 
Coral™  (N ovellus) and SiLK™  (D ow  C om ing) on the stress in Si w afers due 
to the electrochem ical C u m etallisation.
• Study the effect o f  barrier layers such as TiN, Ta and TaN on the stress 
distributions in Si w afer due to electrochem ical C u m etallisation.
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A B S T R A C T
Solder based flip-chip packaging has prom pted in terest in m any integrated circuit 
(IC) packaging applications due to its m any advantages in term s o f  cost, package 
size, electrical perform ance, input/output density, etc. The ball grid array (BGA ) is 
one o f  the m ost com m on flip-chip packaging techniques used for m icroprocessor 
applications. H ow ever, m echanical stresses induced by  the flip-chip process can 
im pact adversely on  the reliability o f  production.
W hite beam  synchrotron x-ray topography (SX R T), a non-destructive technique, 
has been em ployed to investigate the spatial extent o f  strain  fields im posed on the 
underlying silicon substrate for In te^P en tiu m ^III m icroprocessors due to the lead-tin 
solder bum p process for BG A  packaging. Large area and section back-reflection 
SX RT im ages w ere taken before and after a sim ulation o f  the reflow  process at 350°C 
in atm osphere. The presence o f  induced strain fields in the Si substrate due to the 
overlying bum p structures has been observed via the extinction contrast effect in  these 
x-ray topographs. In addition, orientational contrast effects have also been found after 
the reflow  process due to the severe stresses in the underly ing silicon beneath the lead 
bum ps. The estim ated m agnitudes o f  stress, | cr I , im posed on the underlying silicon
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w ere calculated to be 100 M Pa. The spatial strains in the underlying silicon were 
relieved dram atically  after the lead bum ps w ere rem oved from  the wafer, which 
confirm s that the bum ps are indeed a m ajor source o f  strain in the underlying Si. 
Finite elem ent analysis (FEA) has also been perform ed in 2-D plane strain  m ode. The 
m agnitudes and spatial d istribution o f  the stresses after the reflow  process are in good 
agreem ent w ith the SX R T results.
INTRODUCTION
Since sem iconductor devices have significantly decreased in geom etry and 
enorm ously increased in electronic design com plication, packaging technology has 
had a m ajor influence on device perform ance and reliability. Flip-chip technology 
was launched to increase I/O count, im prove electrical perform ance, reduce 
packaging size and be cost effective [1]. The Intel © Pentium ®  III m icroprocessor 
uses the popular ball grid array (BGA ) packaging technique. A  C4 (C ontrolled 
C ollapse Chip C onnection) technique has been em ployed for the solder bum ping 
process. Ti/Ni based film s were used as barrier layer m etallisation (BLM ) and a 
lead-tin solder bum p w ith  high lead content was form ed using the C4 electroplating 
technique [1,2]. D ue to the high Pb content in the solder, the solder reflow  process 
needs to be carried out at a high tem perature (up to 350°C) and in a nitrogen rich 
atm osphere.
The aim s o f  this w ork are to evaluate the residual stress distribution in Si 
substrates due to the solder bum p reflow  processing o f  these ICs using w hite beam  
synchrotron x-ray topography, and to predict and com pare this observed stress with 
Finite E lem ent A nalysis (FEA). <
The w hite beam  synchrotron x-ray topographic (W B SX R T) technique is well 
know n as a m ethod for visualising stress in crystals w ithout dam aging the sam ples. 
The experim ent takes only a few  m inutes o f  exposure tim e for high resolution films. 
W B X R T is an im aging technique based on the difference in reflecting pow er 
betw een perfect and distorted regions in a crystal sam ple. Three dim ensional 
stress/strain  im ages can be obtained throughout the entire depth o f  the sem iconductor 
m aterial under investigation. G eom etrical resolution is governed by the synchrotron 
beam  local d ivergence on the sam ple and usually lies in the m icron range [3].
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Finite elem ent analysis (FEA) has been used in packaging analysis since it is 
know n to be an effective m ethod for prediction o f  m echanical strains in m ulti- 
com ponent, therm ally loaded system s during and after packaging processes. M ost o f  
the current literature em ploys the FEA  technique to sim ulate the m echanical stress in 
the flip chip after the underfill process, rather than  after the solder bum p reflow  itse lf 
[4-6]. In this work, the m echanical stress induced by a solder bum p reflow  process 
has been analysed and com pared to the SX RT results.
EXPERIM ENTAL DETAILS
The x-ray topography m easurem ents w ere perform ed at H A SY LA B -D ESY , 
H am burg, G erm any, utilising the continuous spectrum  o f  synchrotron radiation from  
the DORIS III storage ring bending m agnet. D etails o f  the experim ents are given in 
Refs. [3,7-9]. For large area back reflection topography (LA -BR T), reflections 
recorded on the film  provide inform ation on  stress/strain  distributions in the silicon 
near the surface (typically 10-100 \xm from  the surface). On the other hand, back 
reflection section topography (BRST) provides details o f  strain/dislocation 
distributions through a th in  slice o f  the sam ple near the surface. Due to the high 
absorption o f  the Pb/Sn bum ps and lim itations on the x-ray energy penetration 
(penetration depth, tp), the m easurem ents w ere perform ed by perm itting the x-ray 
beam  to enter via the backside o f  a th inned dow n Si w afer (~ 150 jam thick). This Si 
thickness, how ever, is still large enough to evaluate the Pb/Sn  bum p induced strain 
w ithout perturbation from  the backside. M echanical polishing w as used to decrease 
the silicon thickness o f  the wafers.
The Pb/Sn solder bum p sam ples w ere produced at Intel Ireland Fab Operations, 
by using C4 short loops o f  a standard 0.25 jum CM O S technology. This technology 
has been described in detail elsew here[10]. The sam ples consist m ainly o f  Silicon 
substrate (200 m m  diam eter and -7 0 0  ¡im  th ickness subsequently  thinned dow n)/ 
Silicon epilayer/ A lum inium  (Al) m etal 5 interconnects and pad/  Silicon N itride 
passivation/ Polyim ide passivation/ B LM  (Ti/N i)/ Pb-Sn solder bum p. The geom etry 
is illustrated in Figure 1.
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c 120 lim ^
BLM
Polyim ide
N itride
Silicon Substrate "A\ pad
Figure 1. G eom etry o f  Pb/Sn solder bum p sam ple.
The sam ples w ere investigated in the follow ing order: 1) P re-reflow ed  process 
sam ples; 2) /W -re f lo w e d  process using a reflow  process sim ulation at 350°C in 
atm osphere; and 3) Pb/Sn solder bum ps rem oved from  posr-reflow ed sample.
RESULTS AND DISCUSSIONS
W BSX RT analysis was perform ed at each step to ascertain  the m ajor sources o f  
strain distribution in the silicon substrate due to the reflow  process. LA -B RT and
BR ST im ages for these steps generated by the 339 reflection are depicted in Figures 
2-4. The scratches on the backside o f  the sam ple, w hich w ere generated from  the 
m echanical thinning and polishing processes, are clearly  observed in the image, e.g. 
see A rrow s a in Fig. 3(a). A line across the im age represents the approxim ate 
position  for its corresponding BR ST, w hich illustrates the strains/stresses throughout 
a slice o f  Si at this location, e.g. Fig. 2(b).
1 .2 mm 1.0 m m
(a)
Figure 2. 339LA -B R T(a) and B R ST(b) o fp r e -reflow ed sam ple.
(b)
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The region highlighted by the dotted circle in Fig. 2(a)) show s the im age 
associated with the strain  field in the underlying silicon due to a single Pb/Sn bump. 
The m agnification o f  this area illustrates a black and w hite contrast surrounding the 
Pb/Sn bum ps. The black area represents an increase in recorded intensity. This 
phenom enon is called the extinction contrast effect [11], and is related to the change 
in curvature o f  the crystal lattice p lanes under the lead bum p due to induced strain. 
The change in lattice plane curvature, especially  near the peripheries o f  the lead 
bum p, w ill lead to an enhancem ent or dim inution o f  diffracted intensity in these 
regions as illustrated in the LA -B R T images.
Figure 3 is the LA -B R T and BR ST o f  the p o s t-reflow ed sam ple (sam ple was 
heated to 350°C in atm osphere as a reflow  process sim ulation and cooled dow n to 
room  tem perature before m easurem ent). The extinction contrast is observed out to a 
greater diam eter. The strain  fields thus extend laterally to a m uch greater extent than 
in the p re -reflow  case (Fig.2(a)). Furtherm ore, the BRST image o f  Fig. 3(b) is 
dram atically different. It is noted that a lifting o f  the im age o f  strained Si near the 
Pb/Sn edges above the im age o f  the rest o f  the Si (dotted circles) occurred due to 
severe stress im aged via orientational contrast [3-4,12],
1.2
(a) (b)
Figure 3. 339LA -B R T(a) and BR ST(b) o f  the p o s t-reflow ed sample.
The orientational contrast can be observed i f  the m isorientation exceeds the x-ray 
beam  divergence (A<|)), w hich is equal to 6 x 10'4 rad. The m agnitude o f  the 
orientational contrast sh ift is AS=2(A0b)L; w here A0b is the m axim um  shift in Bragg
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angle o f  the severely strained regions and L is the distance betw een sam ple and film  
(in this case = 50 m m). This gives a quantitative estim ate for the m agnitude o f  strain 
in the underlying silicon via the equation:
w here E, the Y oung’s m odulus o f  Si (isotropic) =  162.3 G Pa [13]. Thus, the lim it on 
the stress m agnitudes o f  the order | a  | «  100 M Pa.
Figure 4. 339LA -B R T (a), and BR ST (b) o f  p o s t-reflow ed sam ple after rem oving 
Pb/Sn bum ps.
A fter the Pb/Sn bum ps w ere reflow ed and etched (step 3), residual strains in the 
underlying Si still appear in the topographs o f  Figure 4 (A rrow s c). It is know n that 
during the high tem perature reflow  process, inter-m etallic com pounds are form ed at 
the interface o f  the Pb/Sn bum p and the BLM  layer. Considering the BRST im age 
(Figure 4(b)), the strains distributed in the underlying silicon appear to be m uch 
sm aller w hen the Pb bum ps w ere rem oved. Little i f  any orientational contrast has 
been found in the BR ST im age as had previously been observed. H ow ever, som e 
sm all stresses/strains are still present and are visible in the im age as indicated by 
A rrow  d (predom inantly  betw een bum ps) and by A rrow  e (near the surface, e.g. 
epilayer strain, process layers and m etallisation). These results confirm  that the 
Pb/Sn bum ps are the m ajor source o f  the strain.
c o
In th is case, e  = 6.2 x  10"4. The m agnitudes o f  stresses are given by | a  | =  E | e  |
1.0 mm1.5 mm
(a) (b)
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For finite elem ent analysis, tw o-dim ensional (2-D ) plane strain finite elem ent 
m odels o f  the m ultilayer structure have been em ployed in this study. The geom etry, 
dim ensions and boundary conditions o f  the /?as/-reflow ed sam ple are illustrated in 
Figure 5.
y
t
F ig u re  5. G eom etry and boundary conditions o fposi-re flow ed  sam ple model.
A pproxim ately 100,000 nodes w ere used to perform  the sim ulation. The 
finite elem ent analyses w ere carried out using Quickfield™  Professional version 4.2
[14]. Eight different m aterials w ere considered in these m odels: Si substrate, A1 pad, 
polyim ide passivation, silicon nitride passivation, Ti/N i BLM , interm etallic layer and 
Pb/Sn solder bump. These m aterials are assum ed to be isotropic and linearly elastic. 
To sim ulate the therm al solder reflow  process, a uniaxial load (U) is applied to Edge 
g in the m odel. The FEA  sim ulation (Figure 6) confirm s the build-up o f  strain near 
the edges o f  the bum ps, and the strain m agnitudes are o f  the same order o f m agnitude 
as observed by SXRT.
Tensile
1.00E-03 
8.00E-04 
6.00E-04 
4.00E-04 
c  2.00E-04 
C O.OOE+OO 
«  -2.00E-04 
-4.00E-04 
-6.00E-04 
-8.00E-04 
-1.00E-03
Com pressive
F ig u re  6. Finite elem ent sim ulation o f  tensile/com pressive strain distribution in Si 
along the 339 direction in the /josi-reflow ed sam ple. L = 0 indicates the position o f
L (micron)
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the periphery o f  the Pb/Sn bum p, Exx and Eyy = norm al strains in x- and y- 
directions, and Gxy = shear strain.
C O N C L U S IO N S
White beam synchrotron x-ray topography confirms that the solder reflow process is 
a major source o f strain in Si. This strain is particularly large near the peripheries o f the 
Pb/Sn bumps after the reflow process. A comparison o f W BSXRT topographs and FEA 
models indicate similar strain distributions within the Si substrate.
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A bstract
Solder-based flip-chip packaging has prom pted interest in integrated circuit (IC) packaging applications due 
to its many advantages in terms o f  cost, package size, electrical perform ance, input/ou tpu t density, etc. The ball 
grid array (BGA) is one o f  the most com m on flip-chip packaging techniques used for m icroprocessor 
applications. However, mechanical stresses induced by the flip-chip process can impact adversely on the 
reliability o f  products. Synchrotron X-ray topography (SX RT), a non-destructive technique, has been em ployed 
to investigate the spatial extent o f  strain fields im posed on the underlying silicon substrate for Intel®Pentium® III 
m icroprocessors due to the le ad -tin  solder bump process for BGA packaging. Large area and section back-reflection 
SXRT im ages were taken before and after a sim ulation o f  the reflow process at 350 °C in atmosphere. The 
presence o f  induced strain fields in the Si substrate due to the overlying bum p structures has been observed via 
the extinction contrast effect in these X-ray topographs. In addition, orientational contrast effects have also 
been found after the reflow process due to the severe stresses in the underlying silicon beneath the lead bumps. The 
estimated magnitudes o f  stress, |cr|, im posed on the underlying silicon were calculated to be o f  the order o f  100 MPa. 
The spatial strains in the underlying silicon were relieved dram atically after the lead bumps were rem oved from 
the wafer, which confirms that the bum ps are indeed a m ajor source o f  strain in the underlying Si. Finite elem ent 
m odeling (FEM ) has also been perform ed in two-dim ensional (2-D ) plane strain mode. The m agnitudes and 
spatial distribution o f  the stresses after the reflow process are in good agreem ent with the SXRT results.
© 2003 Elsevier Science B.V. All rights reserved.
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1. Introduction
Since semiconductor devices have decreased significantly in geometry and increased enormously in 
electronic design complication, packaging technology has had a major influence on device per­
formance and reliability [1], Flip-chip technology was launched to increase I/O  count, improve 
electrical performance, reduce packaging size and be cost effective [1]. The Intel®Pentium®III 
microprocessor uses the popular ball grid array (BGA) packaging technique. A C4 (Controlled 
Collapse Chip Connection) technique has been employed for the solder bumping process [2,3]. 
Ti/Ni-based films were used as barrier layer metallisation (BLM) and a lead-tin solder bump with 
high lead content was formed using the C4 electroplating technique [1,4]. Due to the high Pb content 
in the solder, the solder reflow process needs to be carried out at a high temperature (up to 350 °C) 
and in a nitrogen-rich atmosphere [5].
The aims of this work were to evaluate the residual stress distributions in Si substrates due to the 
solder bump reflow processing of these ICs using white beam synchrotron X-ray topography, and to 
predict and compare this observed stress with finite element modeling. The residual stress in Si is an 
important parameter as it affects the piezoresistivity value and it could lead to a shift in electrical 
parameters of the devices such as mobility, transconductance, etc. [6,7]. As the device geometry 
becomes smaller and smaller, high residual stress in Si could result in the failure of the device. Large 
stresses can also lead to device failure via, for example, package delamination or cracking [1].
The synchrotron X-ray topographic (SXRT) technique is well known as a method for visualising 
stress in crystals without damaging the samples. This technique provides a map of strain or defect 
distributions based on the theory of X-ray diffraction. Image contrast on the recording films is 
generated via the difference in diffracted intensity between perfect and distorted regions in a single 
crystal sample. Since the advantageous characteristics of synchrotron radiation include very high 
intensity beams, continuous spectrum of wavelengths, good collimation and a high degree of 
polarization, the experiment takes only a few minutes of exposure time for high-resolution films and 
micrometre resolution images can be readily obtained [8]. Three-dimensional images can be obtained 
throughout the entire depth of the semiconductor material under investigation depending on the 
wavelength o f the diffracting beam. Geometrical resolution is governed by the synchrotron beam 
divergence and usually lies in the |xm range at beamline F-l at HASYLAB used in this study [9]. This 
spatial resolution is given by the relation 8 = HLID , where H  is the radiation source dimension, L is 
the source-sample distance, and D  is the sample-plate distance [8]. Since Tuomi et al. introduced 
SXRT with high-resolution results in 1974 [10], many scientists have utilised this technique to 
investigate dislocations and other defects in crystals. Subsequently, the theory of the contrast 
mechanisms has been explained concisely by Authier et al. [11]. Blech and Meieran elucidated the 
extinction and anomalous phenomena in X-ray topography images made with characteristic X-rays of 
strained Si during device processing [13-15]. Strain generated by thermal oxide and metallisation 
processes was simulated and related to the topographic images [12-15]. Schwuttke has also 
investigated and related similar X-ray topography images of semiconductor dislocations and strain 
fields due to device processing [16-18]. In later studies, Epelboin modified the Blech and Meieran 
theory for strain and Kato’s theory for diffraction to investigate stress in Si due to a superposed film
[19]. Strains and dislocations in semiconductor materials during device processing have been 
investigated using SXRT [9,20,21,28]. In addition, the strain fields in Si due to wire bonding and 
packaging of an EPROM device were studied using SXRT [22].
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Finite element modeling (FEM) has been used in packaging analysis since it is known to be an 
effective method for prediction of mechanical strains in multi-component, thermally loaded systems 
during and after packaging processes. Most o f the current literature employs the FEM technique to 
simulate the mechanical strain in the flip-chip after the underfill process, rather than after the solder 
bump reflow itself [23-25]. The residual stress in the Si can be increased after the underfilling 
process. In particular, if no flow underfill material is used, there will be a large difference between the 
coefficients o f thermal expansion (CTEs) o f Si, the underfill and the PCB, which can lead to large 
induced stresses. In this work, the mechanical strain induced by a solder bump reflow process has 
been analysed and compared to the SXRT results.
2. Experim ental details
The X-ray topography measurements were performed at HASYLAB-DESY, Hamburg, Germany, 
utilising the continuous spectrum of synchrotron radiation from the DORIS III storage ring bending 
magnet source. The ring operated at a positron energy of 4.45 GeV and at typical currents of 80-150 
mA. The back-reflection Laue pattern of topographs was recorded on Geola VRP-M Holographic films 
having an emulsion grain size o f about 0.04 (im [8,9,20,26], The experimental arrangements for both 
large area and section back-reflection topographies are illustrated in Fig. la  and b. For large area 
back-reflection topography (LA-BRT), reflections recorded on the film provide information on strain
v" ‘ Backside o f  sam ple
•¿Sf— Filin viewing direction
Fig. 1. Experimental setups for (a) large area back-reflection topography (LA-BRT) and (b) section back-reflection 
topography (BRST).
212 J. Kanatharana et al. I Microelectronic Engineering 65 (2003) 209-221
distributions in the silicon near the surface (typically 10-100 |xm from the surface). Back-reflection 
section topography (BRST) provides details o f defect distributions through a thin slice o f the sample 
near the surface. Due to the high absorption of the Pb/Sn bumps and limitations on the X-ray energy 
penetration (penetration depth, tp), the measurements were performed by permitting the X-ray beam 
to enter via the backside o f a thinned down Si wafer (-150  jxm thick). This Si thickness, however, is 
still large enough to evaluate the Pb/Sn bump-induced strain without perturbation from the backside. 
Mechanical polishing was used to decrease the silicon thickness of the wafers.
The Pb/Sn solder bump samples were produced at Intel Ireland Fab Operations, by using C4 short 
loops of a standard 0.25 |xm CMOS technology. This technology has been described in detail 
elsewhere [27], The samples consist mainly o f Silicon substrate (200 mm diameter and -7 0 0  |xm 
thickness, subsequently thinned down)-Silicon epilayer-Aluminium (Al) metal 5 interconnects and 
pad-Silicon Nitride passivation-Polyimide passivation-BLM  (T i/N i)-P b /S n  solder bump. The 
geometry is illustrated in Fig. 2.
The samples were investigated in the following order:
1. /?re-reflowed process samples;
2. />os/-reflowed process using a reflow process simulation at 350 °C; and
3. Pb/Sn solder bumps removed from the post-reflowed sample.
3. Results and discussion
SXRT analysis was performed at each step to ascertain the major sources o f strain distribution in 
the silicon substrate due to the reflow process. LA-BRT and BRST images for these steps, generated 
by the 339 reflection, are depicted in Figs. 3 -5 . The scratches on the backside of the sample, which 
were generated from the mechanical thinning and polishing processes, are clearly observed in the 
image (e.g. see arrows d in Fig. 3b). A line across the image represents the approximate position for 
its corresponding BRST, which illustrates the strains throughout a slice of Si at this location (e.g. Fig. 
3c).
The region highlighted by the dotted circle in Fig. 3b shows the image associated with the strain 
field in the underlying silicon due to a single Pb/Sn bump. The magnification of this area illustrates a
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Location of 
Pb/Sn bump
Fig. 3. (a) An optical micrograph of the area examined using X-ray topography, (b) 339 LA-BRT and (c) BRST of 
/?re-reflowed sample.
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Fig. 4. 339 LA-BRT (a) and BRST (b) of the posi-reflowed sample.
black and white contrast surrounding the Pb/Sn bumps. The black area represents an increase in 
recorded intensity. This phenomenon is called the extinction contrast effect [12], and is related to the 
change in curvature of the Si crystal lattice planes under the lead bump due to induced strain. The 
change in lattice plane curvature, especially near the peripheries of the lead bump, will lead to an 
enhancement or diminution of diffracted intensity in these regions as illustrated in the LA-BRT 
images.
Fig. 4 shows the LA-BRT and BRST, respectively, of the /josi-reflowed sample (the sample was 
heated to 350 °C as a reflow process simulation and cooled to room temperature before measurement). 
The black-white circular areas in Fig. 4a are larger than in Fig. 3b. Consequently, the change in 
lattice plane curvature near the peripheries o f the lead bump is larger than in the p re -reflow case (Fig. 
3b). Furthermore, the BRST image o f Fig. 4b is dramatically different. It is noted that a lifting of the
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Fig. 5. 339 LA-BRT (a) and BRST (b) of -reflowed sample after removing Pb/Sn bumps.
image of strained Si near the Pb/Sn edges above the image of the rest o f the Si (dotted circles in Fig. 
4b) occurred due to severe strain imaged via orientational contrast [8,28,29].
The orientational contrast can be observed if the misorientation exceeds the X-ray beam divergence 
(A<£), whose vertical full width at half-maximum (FWHM) is 6 X 1 0 -4 rad at beamline F-l in 
HASYLAB. The magnitude of the orientational contrast shift is AS  =  2(A0B)/„, where A0B is the 
maximum shift in Bragg angle of the severely strained regions and L is the distance between sample 
and film (in this case 50 mm). From Bragg’s law, 2d sin 0B =  A, A0B is the total change in Bragg 
angle (0B), which comprises lattice dilatation and the component of the rotation o f the lattice planes 
around the normal to the plane of incidence, i.e. tilt (a) [30]:
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where d  is the distance between the diffracting planes, and Ad  is the deflection o f the planes parallel 
to g . In the case of the white beam technique, the dilatation component o f the change in Bragg angle 
(Adid)  tan 0B cannot be obtained in this calculation since the white beam radiation provides a large 
number of wavelengths, which give a diffracting wavelength for any dilated planes. Therefore, the 
misorientation (A0B) is equal to the tilt component (a) only and is related directly to shear strain (yxy), 
i.e. tilt a  = |A ///AF| =  y  3 where AH  is the distance over which a lattice plane tilts along the surface 
direction, and A^ is the vertical distance in the sample over which the planes are tilted. This gives a 
quantitative estimate for the magnitude of strain in the underlying silicon via the equation
AS
%> = M b =2L  <2 >
In this case Eq. (2) yields y  =  6.2 X  10~4. The magnitudes o f stresses are given by |tr| = E\yxy\, 
where E  is the Young’s modulus of Si (isotropic), 162.3 GPa [31]. Thus, the upper limit on the stress 
magnitudes are o f the order of \axy\ ** 100 MPa.
After the Pb/Sn bumps were reflowed and etched (step 3), residual strains in the underlying Si still 
appear in the 339 back-reflection topographs o f Fig. 5 (arrows e). It is known that during the high 
temperature reflow process, inter-metallic compounds are formed at the interface of the Pb/Sn bump 
and the BLM layer [32-34]. Considering the BRST image (Fig. 5b), the strains distributed in the 
underlying silicon appear to be much smaller when the Pb bumps were removed, as the orientational 
contrast related streaks pointing upwards are very short. However, the orientational contrast related 
images of the misorientated Si now point predominantly downwards into the Si substrate (arrow f), 
indicating that the lattice plane tilt has changed sign from the previous case o f Fig. 4b. The maximum 
shear stress estimated from this orientational contrast is about 100 MPa, which is the same order as 
the stress value of the posi-reflowed sample, but o f opposite sign. In addition, other strains are still 
present and are visible in the image as indicated by arrow i (predominantly between bumps) and by 
arrow j (near the surface, e.g. epilayer strain, process layers and metallisation). These results confirm 
that the Pb/Sn bumps are the major source of the strain.
3.1. Finite element modeling
For finite element analysis, two-dimensional (2-D) plane strain finite element models of the 
multilayer structure have been employed in this study. The geometry, dimensions and boundary 
conditions of the patf-reflowed sample are illustrated in Fig. 6.
Approximately 100,000 nodes were used to perform the simulation. The finite element analyses 
were carried out using Quickfield™ Professional version 4.2 [35]. Eight different materials were 
considered in these models: Si substrate, A1 pad, polyimide passivation, silicon nitride passivation, 
Ti/Ni BLM, intermetallic layer and Pb/Sn solder bump. These materials are assumed to be isotropic 
and linearly elastic. A plane strain mode was assumed in this simulation. The stress-strain relation for 
the plane strain condition is
a  = E e  (3)
E =
(1 +  v ) ( l  ~ 2 v )
( \ - v )  V O '
v ( \ - v )  0
0 0 ( l - 2 v ) / 2 .
(4 )
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Edge g
I
u
Silicon substrate
Fig. 6. Geometry and boundary conditions of posf-reflowed sample model. L is the direction normal to the 339 planes in Si.
where E  is the elastic modulus, v  is Poisson’s ratio, and E is the elastic modulus tensor [36]. To 
simulate the thermal solder reflow process, a uniaxial load (U)  of 100 MPa is applied to edge g in the 
model (see Fig. 6). Two types of FEM modeling were initially carried out: (a) examining the strains 
generated by differences in temperature between the Si substrate and the metallisation and (b) the 
simpler uniaxial load model of Fig. 6. Both models produce similar results. The simpler uniaxial load 
model is used, due to the complexity o f interpreting subtle temperature-related effects on the 
multilayer metallisation between the Pb/Sn bump and the underlying substrate. While it may not be 
fully accurate, the uniaxial load model will capture the main features of the BGA-imposed strain 
fields, in particular locating regions of strain enhancement. The FEM simulation (Fig. 7) confirms the 
build-up of strain near the edges o f the bumps, and the strain magnitudes are of the same order of 
magnitude as observed by SXRT.
In order to compare the BRST image of the post-reflowed sample (Fig. 4b) and the FEM results,
Tensile
1.00E-03 
8.GQE-04 
6.00E-04 
4.00E-04 
c  2.00E-04 
O.OOE+OO 
»  -2.00E-04 
-4.00E-04 
-6.00E-04 
'8.00E-04
Compressive1’0015'03
0 20 40 60
L (micron)
Fig. 7. Finite element simulation of tensile/compressive strain distribution in Si along the 339 direction in the posf-refiowed 
sample. L — 0 indicates the position of the peripheiy of the Pb/Sn bump, Exx and Eyy are normal strains in the x- and 
y-directions, respectively, and Gxy is the shear strain. The direction of I  is indicated in Fig. 6.
218 J. Kanatharana et al. / Microelectronic Engineering 65 (2003) 209-221
rThickness
Fig. 8. An overlay of the dimensions used in the FEM simulation upon the 339 BRST image of the left-hand side Pb/Sn 
bump of Fig. 4b.
the geometries and dimensions used in the simulation are overlaid on the corresponding BRST image, 
as shown in Fig. 8. __
The displacement vectors (H,) of the 339 lattice planes, calculated at each point i within the FEM 
discretisation within a selected region of the simulated Si, are plotted along the cross-section of the 
post-reflowed sample as illustrated in Fig. 9 [13], In this work, the vector H f is normal to the lattice 
displacement and deviates from the lattice direction due to an imposed strain field.
This FEM simulation demonstrates that the Pb/Sn bump is under tension and that it induces 
compressive stress in the Si directly underneath the central regions o f the solder bump and tensile 
stress near the edge of the bump due to the reflow process. This result is in good agreement with Chen 
et al. [37].
A merged image of the back-reflection topograph and the shear strain simulation shows that the 
strain fields build up significantly at the periphery of the bump and cause a severe distortion of lattice 
planes around this edge. Since the values of A0B corresponding to these enhanced values of shear 
strain, yxyt easily exceed the FWHM beam divergence, the orientational contrast is visible at the edge 
of the bump in the BRST image as illustrated in Fig. 10. It is noted that the values in Fig. 10 refer to 
the shear strain (y  ) contours.
4. Conclusions
White beam synchrotron X-ray topography confirms that the solder reflow process is a major source 
of strain in Si IC processing. This strain is particularly large near the peripheries of the Pb/Sn bumps 
after the reflow process. A comparison of SXRT topographs and FEM models is in good agreement in 
terms of the major strain distributions within the Si substrate. In addition, the calculation of lattice 
displacement using FEM found that the Pb/Sn is in tensile stress after the reflow process and places 
the Si underneath the bump in compressive stress. The stress changes to tensile stress near the edge of 
the bump. This is in broad agreement with the orientational contrast observed in the corresponding 
X-ray topographs.
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Fig. 9. The lattice displacement of the 339 lattice planes calculated for a selected region of the simulated Si under the 
periphery of the Pb/Sn bump.
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Abstract
Due to the fact that sem iconductor devices have decreased  significantly in 
geom etry and increased enorm ously  in electronic design com plication , 
flip-chip packaging technology was launched to increase inpu t/ou tpu t count, 
im prove electrical perform ance, reduce packaging size and be cost effective.
The Intel®Pentium ®III m icroprocessor uses the popular ball grid array 
(B G A ) packaging technique. B G A  is one o f the m ost com m on flip-chip 
packaging techniques used for m icroprocessor applications. However, 
m echanical stresses induced by the flip-chip process are m ajor concerns for 
the reliability o f such devices.
M icro-R am an spectroscopy (/¿RS) is a pow erful technique for 
investigating the spatial ex ten t o f  strain fields in m icroelectronic devices. In 
this study, the strain fields im posed on the underlying silicon substrate due 
to the lead-tin  solder bum p process in B G A  packaging have been 
investigated in pre- and pe»s/-reflowed sam ples using ¿¿RS and finite elem ent 
m odelling (FEM ). For pre-reflow ed  sam ples, an approxim ate uniaxial 
com pressive stress o f 200 M Pa is developed near the edge o f the under bum p 
m etallization (UBM ). However, a tensile  stress up to ~ 3 0 0  M Pa is found for 
posf-reflow ed sam ples.
Tw o-dim ensional (2D ) plane strain FEM  has also been perform ed. T he 
m agnitudes and spatial distribution o f the stresses after the reflow process 
are in good agreem ent w ith the m icro-R am an results.
(Som e figures in this article are in co lour only in the electronic version)
1. Introduction
As microelectronics device features become smaller with an
increase in functionality and higher levels of performance,
the intricacy of semiconductor packaging technology grows 
proportionally. The idea of attaching the semiconductor
die directly to the substrate (printed circuit board, PCB) by 
introducing flip-chip technology, which simply turns the chip 
upside down so that its termination can be connected directly 
to the pads on the substrate [1], has been in existence for 
some time. With this technique the 1C,package is omitted, 
saving cost, space and weight. The developments of flip-chip
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and beam leaded die were advanced by IBM [2] and AT&T 
over the past 30 years. Since then, the technology has 
evolved [3] to encompass a wide variety of materials and 
techniques for bumping, bonding and underfilling. Flip- 
chip technology can be classified into ball grid array (BGA), 
pin grid array (PGA), chip scale packaging (CSP), etc, 
which are examples of common packages used in advanced 
microprocessors [4]. Worldwide-consolidated efforts between 
academia and industry are aimed at overcoming the difficulties 
associated with chip-on-board (COB) technology. The issue 
of mechanical failure due to the mismatch of the coefficient 
of thermal expansion (CTE) between silicon die, barrier layer 
metallization (BLM) and the PCB, and thermal stresses during 
the deposition and reflow process has a particular impact on 
the reliability of the production.
The Intel^'Pentium^III microprocessor uses the popular 
ball grid array (BGA) packaging technique. A C4 (controlled 
collapse chip connection) technique has been employed for the 
solder bumping process [5 ,6]. Ti/Ni based films were used 
as BLM and a lead-tin solder bump with high lead content 
was formed using the C4 electroplating technique [7, 8]. Due 
to the high Pb content in the solder, the solder reflow process 
needs to be carried out at a high temperature (up to 350 °C) 
and in a nitrogen rich atmosphere [9].
The aims of this work are to evaluate the residual stress 
distributions in the Si substrate due to the solder bump reflow 
processing of these ICs using micro-Raman spectroscopy 
(/liRS) and to predict and compare this observed stress with 
finite element modelling (FEM).
In order to measure the packaging process induced 
strain fields in Si devices several methods can be used, 
e.g., transmission electron microscopy (TEM), laser scanning 
substrate curvature measurements, x-ray diffraction (XRD), 
x-ray topography (XRT), microtensile testing, //RS, etc. Each 
technique has its own advantages and disadvantages. For 
instance, TEM is a very powerful tool which can provide 
stress/strain information with high resolution in the nanometre 
range. However, the analysis of TEM requires sophistication 
and expertise and is time consuming. In addition, the 
sample under test must be cleaved and properly prepared. 
XRT provides information in terms of visualized stress/strain 
distributions in a crystal material with a simple experimental 
set-up [10]. The spatial strain distribution can be calculated 
via orientational contrast; however the sign of the strain 
field cannot be readily examined [11]. On the other hand, 
liRS provides information on the magnitudes and signs of 
stress/strain distributions via the observation of Raman peak 
shifting [12]. It is a non-destructive technique and requires no 
sample preparation.
/xRS has been developed rapidly for the evaluation of 
stress/strain distributions in microelectronic devices. De Wolf 
and her group have published many papers on the theory and 
applications of /xRS to microelectronic device structures [12, 
14—16], One such application is IC packaging and the spatial 
stresses in Si after IC packaging were investigated using /xRS 
by Chen et al [ 15]. A tensile stress in the Si with a magnitude 
of about 170 MPa was found near the edge of one type of 
Pb/Sn bump.
k '? _ r>
F ig u re  1. G eom etry of the P b /S n  solder bum p sample.
Confocal hole
Al pad
F ig u re  2. The p.RS system  set-up.
Pb/Sn bump
Polyimide }
> -  Passivation layer 
Si3N4 J
Y 0l m)
) 25 60
Measurement area
X(fim)
F ig u re  3. G eom etry and dim ensions o f the /w -reflo w ed  process 
sam ple. The solid area represents the m easurem ent area via X-Y  
m apping.
2. Experimental details
The Pb/Sn solder bump samples were produced at Intel Ireland 
Fab Operations, by using C4 short loops of a standard 0.25 fim 
CMOS technology. This technology has been described in 
detail elsewhere [9]. The samples consist mainly of silicon 
substrate (200 mm diameter and ^7 0 0  jum thickness 
subsequently thinned down)/silicon epilayer/aluminium (Al) 
metal 5 interconnects and pad/silicon nitride passivation/ 
polyimide passivation/BLM (T i/N i)/Pb-Sn solder bump. 
The geometry is illustrated in figure 1.
In this study, the samples were investigated in the 
following order: (1) pye-reflowed process samples and
(2) post-reflowed process sample using a reflow process 
simulation at 350 °C in atmosphere.
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F ig u re  4. The calculated uniaxial stress o f  the /7/e-reflowed process sam ple along the X direction. The dotted line at 60 [im indicates the 
edge o f BLM  layer. TTie negative sign refers to com pressive stress.
A Jobin-Yvon LabRam HR /¿RS system using a 488 nm 
Ar+ laser was used in this study. The system set-up is shown 
in figure 2. The incident beam is focused through a 100 x 
objective microscope on to the sample. An automatic X-Y  
stage with a minimum movement of 0.1 fim was used to move 
the sample during the measurements. The scattered light from 
the sample was collected in back-scattering mode through the 
same microscope and passed directly through a notch filter. 
At this point, the Rayleigh scattering was reflected out and 
only the Raman beam passed through the notch filter and, 
subsequently, straight through a confocal hole. This scattered 
beam is carried towards a CCD detector-based spectrometer. 
The Raman shift is then obtained.
A plasma line at 560 cm-1 was used as an internal 
calibration of the measurements to eliminate environmental 
and CCD temperature fluctuations during the experiments. A 
resolution of ±0.05 cm-1 is possible for strain-free Si samples 
using this method. This calibration method is described 
elsewhere by De Wolf [16].
To examine the stresses/strains imposed in the Si substrate 
due to the reflow process, the samples were cleaved near the 
middle of the Pb/Sn bumps and investigated in cross-sectional 
configuration. The geometry and dimensions of each sample 
are illustrated in figures 3 and 6.
The spatial strain distribution in the Si sample can be 
examined from the measured frequencies of Raman peaks 
compared with those of a strain-free reference Si sample at 
521 cm -1. The relationship between Raman shift and linear 
strain was derived by Chen and De Wolf [17] for the TO peak 
along (110) and is given by
<j x x  (MPa) =  —434Aco (cm-1) (1)
where o KX =  the uniaxial stress in MPa and Aco — the Raman 
shift between the measured Raman peak of strained Si ( a j j )  
compared with that of strain-free Si (wo); Ao> — Wj — coq, 
toj = the measured frequency of the silicon Raman peak and 
o>d =  the frequency of the silicon Raman at stress free state. 
Equation (1) is consistent with the geometries in this paper in
the case of uniaxial stress assumption when the micro-Raman 
measurement is performed along (110).
3. Results and discussions
It has been well known that the cleavage of a sample can alter 
the stress measured by /¿RS [18] in addition to the heating 
effect from the laser source [13]. For the cleavage effect, 
Yogishita et al [18] compared stress distributions in Si wafers 
due to shallow trench isolation (STI) before and after Si wafer 
cross-sectional cleavage using three-dimensional (3D) FEM 
and ¿¿RS. It was discovered that the uniaxial stress in the cross- 
section direction (crzz) tends to be about 150 MPa in tension 
due to a bending of the newly exposed surface after cleavage. 
However, this had little or no effect on crXx which is considered 
in this study. For the heating effect, the measurement with the 
lowest laser power and minimum measurement time can be 
used to minimize the impact of the latter issue. Thus, the 
stresses generated during the reflow process can be measured 
reasonably accurately and conclusions as to the tendencies for 
stress generation can still be safely reached.
The micro-Raman analysis was performed at each step in 
the sample processing in order to examine the reflow process 
induced stresses in the underlying Si. One half of the sample 
cross-section geometry of the pre-reflowed process sample is 
depicted in figure 3.
For the pri’-refiowed process sample, the Pb/Sn bump 
Lakes on a mushroom shape. The Pb/Sn bump contacts the 
BLM layer after the reflow process (post-reflowed process 
sample) and this area is signified as the edge of the Pb/Sn 
bump in this study. The micro-Raman data was collected 
near the interface of the Si and passivation/metal layers. The 
uniaxial stresses (MPa) calculated using equation (1) of the 
pre-reflowed process sample in X-mapping mode is indicated 
in figure 4. It is noted that Y is the distance from the interface 
between the Si and metal/passivation layers down to the 
backside of the wafer.
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Length X (pm) Figure 7. The calculated uniaxial stress o f the posr-reflow ed
process sam ple along the P b /S n  bump cross section (X direction).
Figure 5. The 2D uniaxial stress o f the pre-refiowed process 
sam ple. Note that the negative sign and positive sign refer to 
com pressive and tensile stresses, respectively.
Al pad
Polyimide
Si3N4
Passivation
►XOim)
Figure 6. The geom etry and approxim ate dim ensions o f the 
past-reflow ed process sam ple. The positions X =  25 p m  and 60 p m  
are the edges o f the metal pad and o f the P b /S n  bump, respectively. 
The position Y = 0 p m  is the interface betw een the Si and the 
m etal/passivation  layers.
From the X  mapping, one can observe that the stress is 
compressive underneath the Pb/Sn bump near the BLM edge 
with a maximum magnitude of about 100 MPa. In addition, 
the X -Y  mapping in figure 5 illustrates that this is reasonably 
uniform throughout the remainder of the sampled Si when 
compared to the posf-reflow case, which will now be outlined.
The sample was then heated to 350 °C and subsequently 
cooled down to room temperature, and this is defined as the 
post-reflowed process sample. The sample was cleaved near 
the middle of the Pb/Sn bumps as for the posi-reflowed sample. 
The geometry and experimental dimensions are depicted in 
figure 6. The X  and X -Y  Raman mapping data of the post- 
reflowed process sample are illustrated in figures 7 and 8, 
respectively.
Figure 7 shows that the Si at the interface with the 
metal/passivation layers near the edge of the Pb/Sn bump 
is in tensile stress and reaches a maximum magnitude of about 
250 MPa at that interface as indicated by arrow b. Figure 8 
indicates that the stress in the Si wafer (below the interface) is
P olyimide
Si3N*
30 40  50 60  70
L eng th  X ( |im l
Figure 8. T he X-Y R am an m apping (2D) of uniaxial stress o f  the 
posf-reflow ed process sample.
/T3JÜ— — 3 £
Figure 9. G eom etry and boundary conditions o f posf-re flowed 
sam ple FEM  model.
more non-uniform after the reflow process. While it is difficult 
to observe in this figure, the stress near the Pb/Sn bump edge 
does become tensile as seen in figure 7, and this is indicated 
by the region labelled ‘d ’ in figure 8. A comparison of ihe 
stress distributions in the Si wafer between pre- and post- 
reflowed samples (figures 4 and 7) indicates that the stress 
in the Si wafer near the edge of the Pb/Sn bump changes 
from ~200 MPa compressive to a tensile uniaxial stress of 
maximum value ~ 250  MPa. Since the Pb/Sn solder attached
4
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Stress
F ig u re  10. Finite elem ent sim ulation of strain distribution in Si due to the reflow process o f  the P b -S n  solder bump. Negative sign is 
com pressive strain, positive sign is tensile.
to the UBM/passivation layers becomes ball shaped after the 
reflow process, the thermal stress due to the CTE mismatch 
of the Pb/Sn solder, UBM and passivation layers can generate 
greater stress through the Si wafer near the edge of the Pb/Sn 
bump due to the fact that more of the bump interface area is now 
in direct contact with the UBM and passivation layers.
4. Finite element modelling (FEM)
For the finite element analysis, two-dimensional (2D) plane 
strain finite element models of the multilayer structure have 
been employed in this study. The geometry, dimensions and 
boundary conditions of the post-re flowed sample are illustrated 
in figure 9.
Approximately 100000 nodes were used to perform the 
simulation. The FEM was carried out using Quickfield™ 
Professional version 4.2 [19]. Eight different materials 
were considered in these models: Si substrate, A1 pad,
polyimide passivation, silicon nitride passivation, Ti/Ni BLM, 
intermetallic layer and Pb/Sn solder bump. These materials 
are assumed to be isotropic and linearly elastic. A plane strain 
mode was assumed in this simulation [20]. The stress-strain 
relation for the plane strain condition is
E =
(1 +v){\ — 2v)
=  E s
( i - v )  y 0
v (1 -  v) 0
0 0 (1 — 2u) /2
(3)
(4)
where E is the elastic modulus, v is Poisson’s ratio, and E is the 
elastic modulus tensor [20]. To simulate the thermal solder 
reflow process, a uniaxial load (U ) of 100 MPa is applied 
to edge g in the model (see figure 9). Two types of FEM
-R am an  Experiment 
-FEM
0 10 20 30 40 50 60 70 80 90 100
Pb/Sn cross-section, X (micron)
F ig u re  11. Com parison o f the Raman shift (cm -1) betw een the 
m icro-R am an experim ental data and FEM  data.
were initially carried out: (a) examining the strains generated 
by differences in temperature between the Si substrate and 
the metallization; and (b) the simpler uniaxial load model of 
figure 9. Both models produce similar results. The 
simpler uniaxial load model is used due to the complexity 
of interpreting subtle temperature-related effects on the 
multilayer metallization between the Pb/Sn bump and the 
underlying substrate. While it may be not fully accurate, 
the uniaxial load model will capture the main features of the 
BGA-imposed strain fields, in particular, locating regions of 
strain enhancement. The &xx of the FEM simulation is shown 
in figure 10. The tensile stress builds up at the edge of Pb/Sn 
bump due to the reflow process with a maximum magnitude 
of 200 MPa. This result correlates to the /¿RS result in 
figure 7. It confirms the build-up of strain near the edges 
of the bumps and the strain magnitudes are of the same order 
of magnitude as observed by synchrotron x-ray topography 
(SXRT) in our previous experiments described elsewhere [11]. 
The FEM data at the Si/metal interface was calculated back 
to Raman shift using equation (1) and plotted along the X 
direction as illustrated in figure 11. The pRS  results and the 
FEM simulation illustrate that the tensile stress distributions
5
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in the Si wafer due to the reflow are of the same order (~ 2 0 0 - 
250 MPa, i.e., Raman shift A co^  —0.6) near the edgeofPb/Sn 
bump near arrow k. There is an excellent correlation in the 
shape and distribution of the strain induced Raman shifts near 
the edge of the metal bump. To date the feature observed at 
X  25 fim  has not been accounted for, but is most likely 
related to the A1 pad/Si3N4 interface.
5. Conclusions
Using micro-Raman strain spectroscopy we have found that 
the strain fields due to the reflow process for Pb/Sn BGA on 
Si technology changes from compressive to tensile after the 
reflow process at 350 °C. This could be due to a number of 
possibilities: (a) the Pb/Sn bump imposes stress on the Si 
wafer during the reflow process because a ball shaped Pb/Sn 
bump is formed after the reflow process and the Pb/Sn is 
attached to the UBM layer across a greater area; and (b) 
other new materials are generated at the Si interface, i.e., 
intermetallic materials between UBM and Pb/Sn. A uniaxial 
stress of about 250 MPa was found at the edge of the high lead 
content Pb/Sn bump after the reflow process. This result is in 
good agreement with FEM analysis.
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Solder based flip chip packaging has been rapidly developed and is used in many 
integrated circuit (IC) applications. The ball grid array (BGA) is one of the most 
commonly used solder based packaging techniques due to improved electrical 
performance, input/output (I/O) density, cost, packaging size, etc. In order to 
improve the limitations o f this packaging technique, several properties have been 
examined before and after the packaging processes. The mechanical stress induced 
by the solder bump process is one of the major concerns for the reliability o f IC 
production.
White beam back-reflection topography in both large area (BRT) and section (BRST) 
modes has been employed to investigate the strain field distribution in the underlying 
silicon beneath lead-tin bumps. This is primarily due to the elevated temperature 
fabrication steps in the lead-tin solder bump process. The spatial stress distribution 
beneath the lead bumps was observed in the sample before and after a simulation of 
the solder bump reflow process at 350°C in atmosphere.
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The topography images were recorded on Geola VRP-M films having an emulsion 
grain size o f about 0.05 fim. The distance from the sample to the film was set at 50 
mm for all samples. The beam size was approximately 1.5 mm x 1.5 mm. The 
topographs appearing in this report have been generated on a system comprising of a 
CCD camera, frame grabber and appropriate software.
Due to the high absorption of lead alloys and the approximately 700 jam thickness of  
the silicon substrate, the samples were thinned down to 150 Jim. The strain fields in 
the Si material beneath the Pb/Sn bumps were imaged by allowing the x-rays to enter 
the sample via the backside (i.e. non-metallized surface). Figures 1 and 2 are large 
area and section 9 3 3 topographs, respectively, of the lead bump sample before the 
reflow process, with a penetration depth (tp) o f 125 fim.
1.2 mm
Figure 1 and 2 :9  3 3 large area and section back reflection x-ray topographs 
of strain field in silicon substrate beneath lead bump alloys before reflow 
process.
In Figure 1, the strains imposed on the underlying silicon due to a single lead bump 
have been observed as a black and white contrast. This phenomenon is called the 
extinction contrast effect[l] and is related to the change in curvature of the crystal 
lattice planes under the lead bump due to induced strain. It is worth noting that the 
change in the lattice plane curvature will lead to an increase (black) or reduction 
(white) in recorded intensity. The BRST image also gave a clear black/white 
contrast in the underlying silicon beneath the lead bump.
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The samples were reflowed at 350°C in atmosphere and the 9 3 3 BRT and BRST 
images for these when cool to room temperature are shown in Figure 3 and 4.
1.2 mm
Figure 3 and 4: 9 3 3 large area and section back reflection topographs of 
strain field in silicon substrate beneath lead bump alloys after simulation of 
reflow process.
Figure 3 (BRT image) showed an increase in the intensity and spatial distribution of 
black/white contrast due to changes in the strain field in the underlying silicon 
beneath the lead bumps. In addition, orientational contrast (Arrow a) has been 
obtained in the BRST image (Figure 4). The lifting of the images of strained Si near 
the edges of the lead bump is due to the severe distortion of the silicon lattice planes 
at the elevated temperatures o f the reflow process. The estimated magnitude of 
stresses was calculated from the orientational contrast as in the following 
equation[2]:
A 0B = tan 0B + a -  tan 0B+a 
d
where 0B = the Bragg angle,
a  = the component o f the rotation of the lattice planes around 
the normal
to the plane of incidence, i.e. tilt, 
s i  = the component of strain perpendicular to the diffraction
planes,
d = the distance between the diffraction planes,
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Ad ~ the deflection of the planes parallel to the diffraction 
vector g
From the image, estimated limits on the stress magnitudes are |o l | « 43-97 MPa.
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Copper (Cu) has been replaced rapidly with Aluminum alloy (Al/Cu) in Integrated 
Circuit (IC) industry due to an advantage of high conductivity, high melting point 
and etc, as a result o f high speed limit of the device, low electromigration failure. 
Therefore, the mechanical reliability such as thermal strain is a major concern. 
Several techniques are utilised to deposit Cu on the device such as electroless 
plating, Chemical Vapour Deposition (CVD) and Sputtering metallisations. In this 
work, the electroless technique was used for Cu metallisation.
White beam back-reflection topography in both large area (BRT) and section (BRST) 
modes were employed to investigate the strain field distribution in the underlying 
silicon due to electroless Cu metallisation. The details of this technique are 
explained in Ref 1. The sample is comprised of Bare <100> Si/ 100 nm Ti (Barrier 
layer)/ 20 nm Cu seed layer/ 500 nm Cu metallisation.
The topography images were recorded on Geola VRP-M films having an emulsion 
grain size o f about 0.04 pm. The distance from the sample to the film was set at 50
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mm for all samples. The beam size was approximately 1.5 mm x 1.5 mm. The 
topographs appearing in this report have been generated on a system comprising of a 
CCD camera, frame grabber and appropriate software.
All topographs o f the samples were generated by the 2 2 8 harmonic reflection with 
a penetration depth (tp) of 65.7 jim. Each set of metallisation lines consists of 6, 8,
10, 20, 40, 60 and 100 fim wide structures. Only lines, which are 40 and 100 jum 
wide, are considered in these discussions. The results o f LA-BRT and BRST are 
illustrated in Figure 1(a) and (b).
1.0 mm
Figure 1: the LA-BRT (a) and BRST (b) of the electroless Cu sample.
These dark lines are created by stresses imposed in the Si substrate due to the metal 
layers and are observed as a black and white contrast. The stresses are particularly 
large at the metallisation edges. The phenomenon is called the extinction contrast 
effect [2-3]. This phenomenon is related to the distortion of the Si lattice planes 
induced by either tensile or compressive stress at the interface between the metal and 
Si. The distortion of the lattice planes leads to an enhancement or diminution of 
diffracted intensity in these regions as illustrated in the LA-BRT images. The black 
and white contrast is illustrated in Figure 1(a) along the discontinuity generated at the 
edge of the metal lines. An estimation of the stress/strain imposed in Si for 
electroless Cu is based on the calculation of thermal stress due to a large difference
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in CTE (Coefficient of Thermal Expansion) because the themperature of the 
deposition solution was only 80°C during Cu metallisation. The calculation of the 
maximum value of stress for a uniform film when the behaviour is purely elastic is
a ^ = A a - E - A T / ( \ - u )  (1)
when the maximum thermal stress, Aa = the difference of CTE between Si and 
Cu « 13.6 ppm/°C, E = Young’s modulus «162.3 GPa and v = Poisson’s ratio =0.28 
[4-5]. From eq. (1), the estimation of maximum stress is o f the order of 100 MPa.
The cross-section image is shown in Figure 1(b). The strain fields are observed 
clearly in this cross-section image as a black contrast from both edge and underneath 
of the metal lines as indicated Arrows a and b, respectively. In addition, the severely 
strained Si near the edge of Cu lines is also illustrated as an orientational contrast 
(Arrow c). The orientational contrast is observed as a lifting of the image of highly 
strained Si near the line edges above the image of the rest o f the Si (Arrow e). The 
orientational contrast can be observed if  this misorientation exceeds the x-ray beam 
divergence (A<|))5 which is equal to 6 x 10"4 rad for beamline F-l in HASYLAB. The 
magnitude of the orientational contrast shift is A S= 2 (A 0 b ) L ;  where A0 b is the 
maximum shift in Bragg angle o f the severely strained regions and L is the distance 
between sample and film (in this case = 50 mm). This gives a quantitative estimate 
for the magnitude of strain in the underlying silicon via the equation:
AS (2)£ =  A  0R = —  
* 2 L
In the case of the 100 (am wide Cu line, AS » 0.05 mm, therefore, e = 5 x 10-4. The 
magnitudes of stresses are given by | a  | = E | e | where E, the Young’s modulus o f Si 
(isotropic) = 162.3 GPa [6]. Thus, the limit on the stress magnitudes is of the order of 
I o  | » 81 MPa. In case o f the 40 pm wide Cu line, AS = 0.08 mm, then, 
s = 8 x 10"4. Therefore, | o  | « 130 MPa.
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Abstract
W hite beam  synchrotron x-ray topography (W B SX R T) is a non-destructive 
technique, w hich is capable o f  analysing the strain and/or dislocation 
d istribution in single crystal m aterials. This paper d iscusses the application 
o f  W B SX R T to the analysis o f strain fields due to the m icroelectronic 
packaging  o f  integrated circuits. A ball grid array package containing an 
Intel® Pentium® III m icroprocessor was em ployed to investigate the spatial 
extent o f strain fields im posed on the underly ing  silicon substrate due to the 
reflow process for lead -tin  solder bum ps.
Large area and section back-reflection SXRT im ages w ere taken before 
and after the reflow process at 350°C in atm osphere. T he effects o f  strain 
im posed by the overlying bum p structures in these x-ray topographs have 
been observed principally  via orientational contrast. T his was also the 
situation after the reflow process due to severe stresses in the underly ing 
silicon beneath the lead bum ps. T he estim ated  m agnitudes o f shear stress,
I r ^ l ,  im posed on the underly ing silicon w ere calcu lated  to be o f the order o f 
100 M Pa. A sim ulation o f the orientational contrast at the edge o f bum p was 
perform ed based on the k inem atical theory  o f x-ray  d iffraction  
(R antam aki R et al 1999 J. A p p l Phys. 86 4298). T he degree o f lattice 
distortion is well fitted to the topographs o f the post-reflow  sam ple. The 
spatial strain in the underlying silicon was relieved dram atically  after the 
lead bum ps w ere rem oved from  the wafer, w hich confirm s that the solder 
bum p form ation is indeed a m ajor source o f strain in the underlying Si.
F inite  elem ent m odelling  was perform ed in tw o-d im ensional plane strain 
m ode. The m agnitudes and spatial d istribu tion  o f the stresses after the 
reflow process are in good agreem ent w ith the SX RT results.
1. Introduction
Flip-chip technology was launched to increase I/O count,
improve electrical performance, reduce packaging size and be 
cost effective [5]. The Intel® Pentium® in  microprocessor
uses the popular ball grid array (BGA) packaging technique. 
A C4 (controlled collapse chip connection) technique has been 
employed for the solder bumping process. Ti/Ni based films 
were used as barrier layer metallization (BLM) and a lead-tin 
solder bump with high lead content was formed using the C4
0022-3727/03/010001+05$30.00 © 2003 IOP Publishing Ltd Printed in the UK 1
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electroplating technique [5,6]. Due to the high Pb content in 
the solder, the solder reflow process needs to be carried out 
at a high temperature (up to 350°C) and in a nitrogen rich 
atmosphere.
The aims of this paper are to evaluate the residual 
stress distribution in Si substrates due to the solder bump 
reflow processing of these integrated circuits (ICs) using 
white beam synchrotron x-ray topography (WBSXRT), and 
to predict and compare this observed stress with finite element 
modelling (FEM).
The WBSXRT technique is well known as a method for 
visualizing stress in crystals without damaging the samples. 
The experiment takes only a few minutes of exposure time 
for high resolution films. WBXRT is an imaging technique 
based on the difference in reflecting power between perfect 
and distorted regions in a crystal sample. Three-dimensional 
stress/strain images can be obtained throughout the entire 
depth of the semiconductor material under investigation. 
Geometrical resolution is governed by the synchrotron beam 
divergence and usually lies in the ¡xm range at beamline F -1 
at HASYLAB used in this paper [8]. This spatial resolution 
is given by the relation 6 =  HDJL,  where H  is the radiation 
source dimension, L the source-sample distance, and D the 
sample-plate distance [7].
FEM has been used in packaging analysis since it is known 
to be an effective method for prediction of mechanical strains 
in multi-component, thermally loaded systems during and after 
packaging processes. Most of the current literature employs 
the FEM technique to simulate the mechanical stress in the 
flip-chip after the underfill process, rather than after the solder 
bump reflow itself [9,11]. In this paper, the mechanical stress 
induced by a solder bump reflow process has been analysed 
and compared to the SXRT results.
2. Experimental details
The x-ray topography measurements were performed 
at HASYLAB-DESY, Hamburg, Germany, utilizing the 
continuous spectrum of synchrotron radiation from the 
DORIS III storage ring bending magnet. Details of 
the experiments are given in [1,8,12]. For large area- 
back reflection topography (LA-BRT), reflections recorded 
on the film provide information on stress/strain distributions 
in the silicon near the surface (typically 10-100 ¡¿m from 
the surface). On the other hand, back-reflection section 
topography (BRST) provides details of strain/dislocation 
distributions through a thin slice of the sample near the surface. 
Due to the high absorption of the Pb/Sn bumps and limitations 
on the x-ray energy penetration (penetration depth, /p), the 
measurements were performed by permitting the x-ray beam 
to enter via the backside of a thinned down Si wafer (~  150 fim  
thick). This Si thickness, however, is still large enough to 
evaluate the Pb/Sn bump induced strain without perturbation 
from the backside. Mechanical polishing was used to decrease 
the silicon thickness of the wafers.
The Pb/Sn solder bump samples were produced at 
Intel Ireland Fab Operations, by using C4 short loops of 
a standard 0.25 /xm CMOS technology. This technology 
has been described in detail elsewhere [10]. The samples 
consist mainly of silicon substrate (200 mm diameter and
[001]
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Figure 1. Geometry of Pb/Sn solder bump sample.
~700 fj,m thickness subsequently thinned down)/silicon 
epilayer/aluminium (Al) metal 5 interconnects and pad/silicon 
nitride passivation/polyimide passivation/BLM (Ti/Ni)/Pb-Sn 
solder bump. The geometry is illustrated in figure 1.
The samples were investigated in the following order:
(1) pre-reflowed process samples; (2) post-reflowed process 
using a reflow process simulation at 350°C in atmosphere.
3. Results and discussion
WBSXRT analysis was performed at each step to ascertain 
the major sources of strain distribution in the silicon substrate 
due to the reflow process. LA-BRT and BRST images for these 
steps generated by the [339] reflection are depicted in figures 2 
and 3. The scratches on the backside of the sample, which 
were generated from the mechanical thinning and polishing 
processes, are clearly observed in the image, e.g. see arrows a 
in figure 2(a). Note that other samples were examined to that 
the influence of sample thinning. This included bare thinned 
Si wafers, and the only strains observed in these samples were 
due to the mechanical thinning/scatching. These penetrated no 
deeper than ~20%  of the thinned sample thickness and never 
influenced the upper surface, which was the region of interest. 
A line across the image represents the approximate position for 
its corresponding BRST, which illustrates the strains/stresses 
throughout a slice of Si at this location (e.g. figure 2(b)).
The region highlighted by the dotted circle in figure 2(a) 
shows the image associated with the strain field in the 
underlying silicon due to a single Pb/Sn bump. The 
magnification of this area illustrates a black and white contrast 
surrounding the Pb/Sn bumps. The black area represents an 
increase in recorded intensity. This phenomenon could be 
due to either extinction contrast or orientational contrast, or 
a combination of both. The extinction contrast [11] is related 
to the change in curvature of the crystal lattice planes under 
the lead bump due to induced strain. The change in lattice 
plane curvature, especially near the peripheries of the lead 
bump, will lead to an enhancement or diminution of diffracted 
intensity in these regions as illustrated in the LA-BRT images. 
On the other hand, the orientational contrast is impacted by 
the misorientation of the lattice planes due to severe strains 
imposed in the Si substrate [1].
Figure 3 shows the LA-BRT and BRST of the post­
reflowed sample (sample was heated to 350°C in atmosphere 
as a reflow process simulation and cooled down to room 
temperature before measurement). The black/white contrast
2
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Figure 3. (339) LA-BRT (a) and BRST (b) of the post-reflowed 
sample.
is observed out to a greater diameter. The strain fields thus 
extend laterally to a much greater extent than in the pre-reflow 
case (figure 2(a)). Furthermore, the BRST image of figure 3(b) 
is dramatically different. It is noted that a lifting of the image 
of strained Si near the Pb/Sn edges above the image of the rest 
of the Si (dotted circles) occurred due to severe stresses being 
imaged via orientational contrast [4,7].
For the white beam x-ray topography used in these 
experiments, orientational contrast appears practically always 
[7]. The magnitude of the orientational contrast shift is A S =
Figure 4. Geometry and boundary conditions of post-reflowed 
sample model.
2(a)L, where a  is the maximum apparent shift in the Bragg 
angle due to the strain-induced tilt of the diffracting planes, 
especially in severely strained regions and L the distance 
between sample and film (in this case =  50 mm). Assuming 
that this tilt is induced by shear strain near the bump-silicon 
interface, we can arrive at a rough estimate for the magnitude 
of strain in the underlying silicon via the equation
yxy «  tan a ~  a =
AS
2L (1)
In this case, e =  6.2 x 10-4 . The magnitudes of stresses 
are given by |r |  = - E \ y \  where E , the Young modulus of Si 
(isotropic) =  162.3 GPa [13]. Thus, the limit on the stress 
magnitudes is of the order \xxy\ «  100MPa.
For finite element analysis, two-dimensional plane strain 
finite element models of the multilayer structure have been 
employed in this paper. The geometry, dimensions and 
boundary conditions of the post-reflowed sample are illustrated 
in figure 4.
Approximately 100000 nodes were used to perform the 
simulation. The finite element analyses were carried out using 
Quickfield™ Professional version 4.2 [18]. Eight different 
materials were considered in these models: Si substrate, 
A1 pad, polyimide passivation, silicon nitride passivation, 
Ti/Ni BLM, intermetallic layer and Pb/Sn solder bump. Two 
types of FEM were initially carried out: (a) examining the 
strains generated by differences in temperature between the Si 
substrate and the metallization and (b) the simpler uniaxial 
load model of figure 4. Both models produce similar 
results. The simpler uniaxial load model is used, due to the 
complexity of interpreting subtle temperature-related effects 
on the multilayer metallization between the Pb/Sn bump and 
the underlying substrate. While it may be not fully accurate, 
the uniaxial load model will capture the main features of the 
BGA-imposed strain fields, in particular locating regions of 
strain enhancement. The FEM simulation (figure 5) confirms 
the build-up of strain near the edges of the bumps, and the strain 
magnitudes are of the same order of magnitude as observed 
by SXRT.
To understand the impact of the stress on the Si substrate 
due to thermal processing, a simulation of the orientational 
contrast in the BRST image is created. The simulation of 
the orientational contrast in the BRST of the post-reflowed 
process sample is based on the calculation of Rantamaki [14]. 
In this case, the kinematical theory is used to correlate the
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Figure 5. Finite element simulation of tensile/compressive strain 
distribution in Si along the [339] direction in the post-reflowed 
sample. L = 0 indicates the position of the periphery of the Pb/Sn 
bump, Exx and Eyy = normal strains in x- and y -directions, and 
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Figure 6. The BRST image of the post-reflowed process sample.
The lines represent possible contours of identifiable orientational 
contrast. Arrows q and r are orientational contrast contours/features 
outside the Pb/Sn bump and underneath the Pb/Sn bump, 
respectively.
orientational contrast in section topographs with the degree of 
distortion of the lattice planes. It is assumed that the BRST 
is influenced by the orientational contrast only. Figure 6 
shows contours of clear orientational contrast (solid line) in 
the Si substrate due to the Pb/Sn bump reflow process. For 
example, the region indicated by arrow g  is most probably 
an orientational contrast region due to severe distortion of the 
lattice plane.
The simulation of the orientation contrast in this paper is 
based on the dimension of the sample as illustrated in figure 7. 
T is the sample thickness =  150 ^m , /, is the depth from the 
back surface where the lattice planes start distorting, x  is 
the coordinate direction from the middle of the Si underneath 
the Pb/Sn bump and A0(x) defines a misorientation of the 
lattice plane with respect to the (001) plane.
The calculation and simulation method is modified from 
the theory in [I], which defines each misorientation (A#) of 
the (001) plane as a function of its position x  via A0(x). 
Therefore, the (001) plane at any given point i is rotated by 
AQi. To simulate the orientational contrast, the direction and 
orientation are defined as given in figure 8.
It is assumed that 4^ is in the [110] direction and B is the 
direction of the normal of the reflecting plane (hkl), which is 
the [339] direction in this simulation; B * is a projection of B  on 
A and Act) is the tilt of the lattice plane around an axis parallel 
to A . Thus, F  is the direction of the distorted lattice plane 
(ihrkrlr ). The misorientation A0(x)  of the (339) plane with
Figure 7. The dimensions of the Pb/Sn sample for the simulation of 
the orientational contrast.
Figure 8. The direction and orientation of the lattice plane for the 
orientational simulation.
misorientation angle (degrees)
Figure 9. The simulation of the principal orientational contrast 
distortional features in the BRST image of the post-reflowed sample.
respect to the (001) plane from the BRST of the post-reflowed 
process sample due to the reflow process is calculated and 
shown below A6(x) =  ( l / r ) c o s h ( 2 |x |)  for lattice planes 
underneath the Pb/Sn bump, A6{x) = ( \ / T )  cosh2(d — 
|jc|); |x| =  d/2  for lattice planes outside the Pb/Sn bump.
The simulation of the orientational contrast calculated 
from equation above is illustrated in figure 9. The image is 
similar to the main contrast distortion features in the BRST 
image from the experiment (figure 6).
For the situation examined above, conventional x-ray 
diffraction techniques cannot determine the angle of the lattice 
distortion due to the absorption of the Pb material. However, 
the lattice displacement can be estimated from the FEM results, 
which allows one to estimate the expected lattice distortion 
of the Si (339) planes. A plot of the misorientation of 
the (339) lattice planes referenced to the edge of the Pb/Sn 
bump is also calculated from the FEM simulations and is 
depicted in figure 10. The lattice distortion is shown only 
at the edge of the bump since it gives the maximum degree of 
misorientation, A0max.
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Figure 10. The misorientation of the (339) Si lattice plane at the 
edge of the Pb/Sn bump (X =  60 fim), as a funtion of depth into the 
Si, due to the reflow process.
It appears that the most severe distortion of the lattice 
planes occurs near the Si/metal layer interface where 
T = 140-150 ¿¿m. This A0max of about 0.027° (0.4mrad) 
is larger than the beam divergence («¿0.0238 mrad) and 
corresponds to a maximum stress of 100 MPa. Therefore, 
this is the most likely cause of the orientational contrast near 
the edge of the Pb/Sn bump in the experimental BRST image 
(figure 6).
4. Conclusions
WBSXRT confirms that the solder reflow process is a major 
source of strain in Si. This strain is particularly large near 
the peripheries of the Pb/Sn bumps after the reflow process. 
A comparison of WBSXRT topographs and FEM models 
indicate similar strain distributions within the Si substrate. The 
simulation of the orientational contrast and the FEM lattice 
distortion showed that the orientational contrast is the largest 
contributor to the contrast in the topographs, given the severe 
lattice tilts encountered in the Si.
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